



# SRI SAI

INSTITUTE OF TECHNOLOGY  
AND SCIENCE



## AUTONOMOUS

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)  
Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)



Course Structure and Detailed Syllabi for  
I, II, III & IV Semester

# M.Tech VLSI System Design

SSITS  
R25  
Regulations



**A Four - Year Regular Degree Program**

**(Applicable for the batches admitted from the Academic Year 2025 - 26) &**

**A Three-Year Regular Degree Program under the Lateral Entry Scheme (LES)**

**(Applicable for the batches admitted from the Academic Year 2026 - 27) academic year 2025-26 onwards)**

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

## SEMESTER – I

S. No.	Course codes	Course Name	Category	Hours per week			Credits
				L	T	P	
1.	25MTD57101T	CMOS Analog IC Design	PC	3	0	0	3
2.	25MTD57102T	CMOS Digital IC Design	PC	3	0	0	3
3.	25MTD57101a 25MTD57101b 25MTD57101c	<b>Program Elective – I</b> <ul style="list-style-type: none"> <li>• Microchip Fabrication Techniques</li> <li>• Scripting Languages for VLSI</li> <li>• CAD for VLSI</li> </ul>	PE	3	0	0	3
4.	25MTD57102a 25MTD57102b 25MTD57102c	<b>Program Elective – II</b> <ul style="list-style-type: none"> <li>• Device Modelling</li> <li>• FPGA Architectures and Applications</li> <li>• ASIC Design</li> </ul>	PE	3	0	0	3
5.	25MTD57101P	CMOS Analog IC Design Lab	PC	0	0	4	2
6.	25MTD57102P	CMOS Digital IC Design Lab	PC	0	0	4	2
7.	25MTDRM101M	Research Methodology and IPR	MC	2	0	0	2
8.	25MTD06106S	RTL Synthesis, Simulation and Verification	SE	0	1	2	2
9.	25MTDAC101A1 25MTDAC101A2 25MTDAC101A3	<b>Audit Course – I</b> <ul style="list-style-type: none"> <li>• English for Research paper writing</li> <li>• Disaster Management</li> <li>• Indian Knowledge System</li> </ul>	AC	2	0	0	0
<b>Total</b>							<b>20</b>

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI



ESTD.:2001

## SEMESTER – II

S. No.	Course codes	Course Name	Category	Hours per week			Credits
				L	T	P	
1.	25MTD57201T	CMOS Mixed Signal IC Design	PC	3	0	0	3
2.	25MTD57202T	Physical Design Automation	PC	3	0	0	3
3.	25MTD57203a 25MTD57203b 25MTD57203c	<b>Program Elective – III</b> <ul style="list-style-type: none"> <li>• SoC Testing and Verification</li> <li>• Semiconductor Memory Design and Testing</li> <li>• Advanced VLSI interconnects</li> </ul>	PE	3	0	0	3
4.	25MTD68102a 25MTD06204b 25MTD57204c	<b>Program Elective – IV</b> <ul style="list-style-type: none"> <li>• Low Power VLSI Design</li> <li>• Algorithms for VLSI Design</li> <li>• VLSI Signal Processing</li> </ul>	PE	3	0	0	3
5.	25MTD57201P	CMOS Mixed Signal IC Design Lab	PC	0	0	4	2
6.	25MTD57202P	Physical Design Automation Lab	PC	0	0	4	2
7.	25MTD13205M	Quantum Technologies and Applications	MC	2	0	0	2
8.	25MTD57205	Comprehensive Viva Voce	PC	0	0	0	2
9.	25MTDAC201A1 25MTDAC201A2 25MTDAC201A3	<b>Audit Course – II</b> <ul style="list-style-type: none"> <li>• Pedagogy Studies</li> <li>• Personality Development Through Life Enlightenment Skills</li> <li>• Yoga For Stress Management</li> </ul>	AC	2	0	0	0
		<b>Total</b>					<b>20</b>

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI



ESTD.:2001

## SEMSTER - III

S. No.	Course codes	Course Name	Category	Hours per week			Credits
				L	T	P	
1.	25MTD57301a 25MTD57301b 25MTD38103b	<b>Program Elective – V</b> <ul style="list-style-type: none"> <li>• Bi-CMOS Technology and Applications</li> <li>• Optimization Techniques and Applications in VLSI Design</li> <li>• SoC Architecture</li> </ul>	PE	3	0	0	3
2.	25MTD06302	<b>Open Elective – I</b> IoT and its Applications	OE	3	0	0	3
3.	25MTD57302	Dissertation Phase – I	PR	0	0	20	10
4.	25MTD57303	Industry Internship		0	0	0	2
5.	25MTD57304	Co-curricular Activities		0	0	0	1
<b>Total</b>							<b>19</b>

### Open Elective –I

S.No.	Course Code	Course Name	Offered by the Dept.
1	25MTD20302	Green Buildings	Civil
2	25MTD93203b	Road Safety Engineering	
3	25MTD58302a	Advanced Data Structures & Algorithms	CSE and allied branches
4	25MTD58302b	Cloud Computing	
5	25MTD13302	AI Tools	
6	25MTD07302	Photovoltaic Systems	EEE
7	25MTD15302	Integrated Product Design and Development	ME
8	25MTDOE301a	Advanced Numerical Methods and Computational Mathematics	Mathematics
9	25MTDOE301b	Mathematics for Machine Learning and Data Science	
10	25MTDOE301c	Statistical Learning Theory and Mathematical Foundations of AI	
11	25MTDOE301d	Chemistry Of Nanomaterials And Applications In Engineering	Chemistry
12	25MTDOE301e	Photonics For Engineers	Physics


# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**  
**COURSE STRUCTURE & SYLLABI**



ESTD.:2001

## SEMESTER - IV

S. No.	Course codes	Course Name	Category	Hours per week			Credits
				L	T	P	
1.	25MTD57401	Dissertation Phase – II	PR	0	0	32	16
<b>Total</b>							<b>16</b>

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

Course Code	CMOS ANALOG IC DESIGN	L	T	P	C
25MTD57101T		3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>This course focuses on theory, analysis and design of analog integrated circuits in both Bipolar and Metal-Oxide-Silicon (MOS) technologies.</li> <li>Basic design concepts, issues and tradeoffs involved in analog IC design are explored.</li> <li>Intuitive understanding and real-life applications are emphasized throughout the course.</li> <li>To learn about Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power Supply Rejection Ratio of Two-Stage Op Amps, Cascade Op Amps, Measurement Techniques of OP Amp.</li> <li>To know about Characterization of Comparator, Two-Stage, Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators etc.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Design MOSFET based analog integrated circuits.</li> <li>Analyze analog circuits at least to the first order.</li> <li>Appreciate the trade-offs involved in analog integrated circuit design.</li> <li>Understand and appreciate the importance of noise and distortion in analog circuits.</li> <li>Analyze complex engineering problems critically in the domain of analog IC design for conducting research.</li> <li>Solve engineering problems for feasible and optimal solutions in the core area</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Basic MOS Device Physics:</b> General Considerations, MOS I/V Characteristics, Second Order effects, MOS Device models and MOS Capacitor. Short Channel Effects and Device Models. Single Stage Amplifiers – Basic Concepts, Common Source Stage, Source Follower, Common Gate Stage, Cascode Stage.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Differential Amplifiers:</b> Single Ended and Differential Operation, Basic Differential Pair, Common Mode Response, Differential Pair with MOS loads, Gilbert Cell. Passive and Active Current Mirrors – Basic Current Mirrors, Cascode Current Mirrors, Active Current Mirrors. Current Steering Circuit.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Frequency Response of Amplifiers:</b> General Considerations, Common Source Stage, Source Followers, Common Gate Stage, Cascode Stage, Differential Pair. Noise – Types of Noise, Representation of Noise in circuits, Noise in single stage amplifiers, Noise in Differential Pairs.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Feedback Amplifiers:</b> General Considerations, Feedback Topologies, Effect of Loading. Operational Amplifiers – General Considerations, One Stage Op Amps, Two Stage Op Amps, Gain Boosting, Common – Mode Feedback, Input Range limitations, Slew Rate, Power Supply Rejection, Noise in Op Amps, Stability and Frequency Compensation.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Operational Amplifiers:</b> One Stage Op-Amp, Two Stage Op-Amp, Gain Boosting, Common Mode Feed-Back, Input Range Limitations, Slew Rate, PSRR. Compensation of Two Stage Op-Amp, Slewing in Two Stage Op-Amp, Compensation Techniques. Design Procedure for 2-Stage Op-Amp.					
<b>Textbooks:</b>					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

1. B.Razavi, —Design of Analog CMOS Integrated Circuits, 2<sup>nd</sup> Edition, McGraw Hill Edition 2016.
2. Paul.R.Gray & Robert G. Meyer, —Analysis and Design of Analog Integrated Circuits, Wiley, 5<sup>th</sup> Edition, 2009.

#### Reference Books:

1. T.C.Carusone, D.A.Johns&K.Martin, —Analog Integrated Circuit Design, 2<sup>nd</sup> Edition, Wiley, 2012.
2. P.E.Allen&D.R.Holberg, —CMOS Analog Circuit Design, 3<sup>rd</sup> Edition, Oxford University Press, 2011.
3. R.Jacob Baker, —CMOS Circuit Design, Layout, and Simulation, 3<sup>rd</sup> Edition, Wiley, 2010.
4. Adel S. Sedra, Kenneth C. Smith, Arun, —Microelectronic Circuits, 6<sup>th</sup> Edition, Oxford University Press.

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI



ESTD.:2001

Course Code	CMOS DIGITAL IC DESIGN			L	T	P	C
25MTD57102T				3	0	0	3
<b>Semester</b>				<b>I</b>			
<b>Course Objectives:</b>							
<ul style="list-style-type: none"> <li>To understand the fundamental properties of digital Integrated circuits using basic MOSFET equations and to develop skills for various logic circuits using CMOS related design styles.</li> <li>The course also involves analysis of performance metrics.</li> <li>To teach fundamentals of CMOS Digital integrated circuit design such as importance of Pseudo logic, Combinational MOS logic circuits and Sequential MOS logic circuits.</li> <li>To teach the fundamentals of Dynamic logic circuits and basic semiconductor memories which are the basics for the design of high performance digital integrated circuits.</li> </ul>							
<b>Course Outcomes (CO):</b> Student will be able to							
<ul style="list-style-type: none"> <li>Demonstrate advanced knowledge in Static and dynamic characteristics of CMOS,</li> <li>Estimate Delay and Power of Adders circuits.</li> <li>Classify different semiconductor memories.</li> <li>Analyze, design and implement combinational and sequential MOS logic circuits.</li> <li>Analyze complex engineering problems critically in the domain of digital IC design for conducting research.</li> <li>Solve engineering problems for feasible and optimal solutions in the core area of digital ICs</li> </ul>							
<b>UNIT - I</b>				Lecture Hrs:			
<b>MOS Design Pseudo NMOS Logic:</b> Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.							
<b>UNIT - II</b>				Lecture Hrs:			
<b>Combinational MOS Logic Circuits:</b> MOS logic circuits with NMOS loads, Primitive CMOS logic gates–NOR & NAND gate, Complex Logic circuits design–Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.							
<b>UNIT - III</b>				Lecture Hrs:			
<b>Sequential MOS Logic Circuits:</b> Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flip-flop							
<b>UNIT - IV</b>				Lecture Hrs:			
<b>Dynamic Logic Circuits:</b> Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.							
<b>UNIT - V</b>				Lecture Hrs:			
<b>Semiconductor Memories:</b> Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory-NOR flash and NAND flash.							
<b>Textbooks:</b>							
<ol style="list-style-type: none"> <li>Neil Weste, David Harris, —CMOS VLSI Design: A Circuits and Systems Perspectivel, 4<sup>th</sup> Edition, Pearson, 2010</li> <li>Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.</li> <li>CMOS Digital Integrated Circuits Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Edition, 2011.</li> </ol>							
<b>Reference Books:</b>							

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

- |   |
|---|
| 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011                       |
| 2. Digital Integrated Circuits – A Design Perspective, Jan M.Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2ndEdition, PHI. |

Course Code	MICROCHIP FABRICATION TECHNIQUES	L	T	P	C
25MTD57101a	Program Elective – I	3	0	0	3
Semester		I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>Comprehend impact of semiconductor industry on the design of development of integrated circuits.</li> <li>Acquaint with clean room technology</li> <li>Understand oxidation methods, aspects of photolithography, diffusion, ion implantation techniques.</li> <li>Specify NMOS and CMOS design rules corresponding to 180nm, 90nm and 45nm technologies</li> <li>Understand packaging principles</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand various stages of fabrication</li> <li>Understand Various packaging techniques and Design rules.</li> <li>Classify various thin films and its characteristics.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Processing:</b> Overview of semiconductor industry, Stages of Manufacturing, Process and product trends, Crystal growth, Basic wafer fabrication operations, process yields, Semiconductor material preparation, Yield measurement, Contamination sources, Clean room construction.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Photolithography:</b> Oxidation and Photolithography, Ten step patterning process, Photoresists, physical properties of photoresists, Storage and control of photoresists, photo masking process, Hard bake, develop inspect, Dry etching Wet etching, resist stripping.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Diffusion &amp; Ion Implantation:</b> Doping and depositions: Diffusion process steps, deposition, Drive-in oxidation, Ion implantation-1, Ion implantation-2.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Film Depositions and Growth:</b> Metallization, CVD basics, CVD process steps, Low pressure CVD systems, Plasma enhanced CVD systems, Vapour phase epitaxy, molecular beam epitaxy.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Yield:</b> Design rules and Scaling, BICMOS ICs: Choice of transistor types, PNP transistors, Resistors, capacitors.					
<b>Packaging:</b> Chip characteristics, package functions, package operations.					
<b>Textbooks:</b>					
1. Peter Van Zant, Microchip fabrication, McGraw Hill, 1997.					
2. Plummer, J.D., Deal, M.D. and Griffin, P.B., —Silicon VLSI Technology: Fundamentals, Practice and Modeling, 3rd Ed., Prentice-Hall, 2000.					
<b>Reference Books</b>					
1. C.Y. Chang and S.M. Sze, ULSI technology, McGraw Hill, 2000					
2. S.K. Gandhi, VLSI Fabrication principles, John Wiley and Sons, NY, 1994					
3. S.M. Sze, VLSI technology, McGraw-Hill Book company, NY, 1988					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**  
**COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	SCRIPTING LANGUAGES FOR VLSI	L	T	P	C
25MTD57101b	Program Elective – I	3	0	0	3
	Semester	I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>Learn programming with scripting languages</li> <li>Understand how to create and run scripts using PERL/TCL/PYTHON in CAD Tools</li> <li>Gain knowledge about PERL/PYTHON/ TCL in developing system and web applications</li> <li>Develop skill to design a real time project using PERL/PYTHON</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Gain fluency in programming with scripting languages</li> <li>Create and run scripts using PERL/TCL/PYTHON in CAD Tools</li> <li>Demonstrate the use of PERL/PYTHON/ TCL in developing system and web applications</li> <li>Develop a real time project using PERL/PYTHON</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Scripts and Scripting:</b> Basics of Linux, Origin of Scripting languages, scripting today, Characteristics and uses of scripting languages.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>PERL:</b> Introduction to PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built-in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings, Patterns and regular expressions, Subroutines, Scripts with arguments.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Advanced PERL:</b> Finer points of Looping, Subroutines, Using Pack and Unpack, Working with files, Type globs, Eval, References, Data structures, Packages, Libraries and modules, Objects and modules in action, Tied variables, interfacing to the operating systems, Security issues.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>TCL:</b> The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL, Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and Pipes, Example code.					
<b>UNIT - V</b>		Lecture Hrs:			
Advanced TCL: The eval, source, exec and up-level commands, Libraries and packages, Namespaces, Trapping errors, Event-driven programs, Making applications 'Internet-aware', 'Nuts-and-bolts' internet programming, Security issues, TCL and TK integration. PYTHON: Introduction to PYTHON language, PYTHON-syntax, statements, functions, Built-in functions and Methods, Modules in PYTHON, Exception Handling.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>The World of Scripting Languages- David Barron, Wiley Student Edition.</li> <li>PYTHON Web Programming, Steve Holden and David Beazley, New Riders Publications.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>TCL/TK: A Developer's Guide- ClifFlynt, Morgan Kaufmann Series.</li> <li>Core PYTHON Programming, Chun, Pearson Education.</li> <li>Learning Perl, Randal L. Schwartz, O' Reilly publications 6th edition.</li> <li>Linux: The Complete Referencel, Richard Peterson McGraw Hill Publications, 6th Edition.</li> </ol>					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

Course Code	CAD FOR VLSI	L	T	P	C
25MTD57101c	Program Elective – I	3	0	0	3
Semester		I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the various phases of CAD for digital electronic systems, from digital logic simulation to physical design, including test and verification.</li> <li>To demonstrate knowledge and understanding of fundamental concepts in CAD and to establish capability for CAD tool development and enhancement.</li> <li>To practice the application of fundamentals of VLSI technologies</li> <li>To optimize the implemented design for area, timing and power by applying suitable constraints.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Establish comprehensive understanding of the various phases of CAD for digital electronic systems, from digital logic simulation to physical design, including test and verification.</li> <li>Demonstrate knowledge and understanding of fundamental concepts in CAD and to establish capability for CAD tool development and enhancement.</li> <li>Practice the application of fundamentals of VLSI technologies</li> <li>Optimize the implemented design for area, timing and power by applying suitable constraints.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction:</b> VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle, New Trends in Physical Design Cycle, Design Styles, System Packaging Styles.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Partitioning:</b> Partitioning, Pin Assignment and Placement: Partitioning – Problem formulation, Classification of Partitioning algorithms, Kernighan-Lin Algorithm, Simulated Annealing.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Floor Planning:</b> Floor Planning – Problem formulation, Classification of floor planning algorithms, constraint based floor planning, Rectangular Dualization, Pin Assignment – Problem formulation, Classification of pin assignment algorithms, General and channel Pin assignments.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Placement and Routing:</b> Placement–Problem formulation, Classification of placement algorithms, Partitioning based placement algorithms. <b>Global Routing and Detailed Routing:</b> Global Routing – Problem formulation, Classification of global routing algorithms, Maze routing algorithms, Detailed Routing – Problem formulation, Classification of routing algorithms, Single layer routing algorithms.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Physical Design Automation of FPGAs and MCMs:</b> FPGA Technologies, Physical Design cycle for FPGAs, Partitioning, Routing – Routing Algorithm for the Non-Segmented model, Routing Algorithms for the Segmented Model; Introduction to MCM Technologies, MCM Physical Design Cycle.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Algorithms for VLSI Physical Design Automation by Naveed Shervani, 3<sup>rd</sup> Edition, 2005, Springer International Edition.</li> <li>CMOS Digital Integrated Circuits Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 3rd Ed., 2011.</li> </ol>					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**

**COURSE STRUCTURE & SYLLABI**



## Reference Books:

1. VLSI Physical Design Automation-Theory and Practice by Sadiq M Sait, Habib Youssef, World Scientific.
2. Algorithms for VLSI Design Automation, S. H. Gerez, 1999, Wiley student Edition, John Wiley and Sons (Asia) Pvt. Ltd.
3. VLSI Physical Design Automation by Sung Kyu Lim, Springer International Edition

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	DEVICE MODELLING	L	T	P	C
25MTD57102a	Program Elective – II	3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the physics of 2-terminal MOS operation and its characteristics</li> <li>To understand the physics of 4-terminal MOSFET operation and its characteristics.</li> <li>To analyze the SOI MOSFET electrical characteristics.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand the physics of 2-terminal MOS operation and its characteristics</li> <li>Understand the physics of 4-terminal MOSFET operation and its characteristics.</li> <li>Analyze the SOI MOSFET electrical characteristics.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
2-terminal MOS device: threshold voltage modelling (ideal case as well as considering the effects of $\Phi_{ms}$ and $Dit$ ).					
<b>UNIT - II</b>		Lecture Hrs:			
C-V characteristics (ideal case as well as taking into account the effects of $Q_f$ , $\Phi_{ms}$ and $Dit$ ); MOS capacitor as a diagnostic tool (measurement of non-uniform doping profile, estimation of $Q_f$ , $\Phi_{ms}$ and $Dit$ )					
<b>UNIT - III</b>		Lecture Hrs:			
4-terminal MOSFET: threshold voltage (considering the substrate bias); above threshold I-V modelling (SPICE level 1,2,3 and 4).					
<b>UNIT - IV</b>		Lecture Hrs:			
Sub threshold current model; scaling; effect of threshold tailoring implant (analytical modelling of threshold voltage using box approximation); buried channel MOSFET. Short channel, DIBL and narrow width effects; small signal analysis of MOSFETs (Meyer's model)					
<b>UNIT - V</b>		Lecture Hrs:			
SOI MOSFET: Basic structure; threshold voltage modelling Advanced topics: hot carriers in channel; EEPROMs; CCDs; high-K gate dielectrics.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>S. M. Sze, Physics of Semiconductor Devices, (2e), Wiley Eastern, 1981.</li> <li>M. Lundstrom, Fundamentals of Nano transistors, World Scientific Publishing Co Pte Ltd 2017.</li> </ol>					
<b>Reference Books</b>					
<ol style="list-style-type: none"> <li>Y. P. Tsividis, Operation and Modelling of the MOS Transistor, McGraw-Hill, 1987.</li> <li>E. Takeda, Hot-carrier Effects in MOS Transistors, Academic Press, 1995.</li> <li>J. P. Colinge, —FinFETs and Other Multi-Gate Transistors, Springer. 2009</li> </ol>					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

Course Code	FPGA ARCHITECTURES AND APPLICATIONS	L	T	P	C
25MTD57102b	Program Elective – II	3	0	0	3
	Semester	I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To acquire knowledge about various architectures and device technologies of PLD's.</li> <li>To comprehend FPGA Architectures.</li> <li>To analyze System level Design and their application for Combinational and Sequential Circuits.</li> <li>To familiarize with Anti-Fuse Programmed FPGAs.</li> <li>To apply knowledge of this subject for various design applications.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Acquire knowledge about various architectures and device technologies of PLD's.</li> <li>Comprehend FPGA Architectures.</li> <li>Analyze System level Design and their application for Combinational and Sequential Circuits.</li> <li>Familiarize with Anti-Fuse Programmed FPGAs.</li> <li>Apply knowledge of this subject for various design applications.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Programmable Logic Devices:</b> Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices–Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.					
<b>UNIT - II</b>	<b>Field Programmable Gate Arrays</b>	Lecture Hrs:			
<b>Field Programmable Gate Arrays:</b> Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, and Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, and Applications of FPGAs.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>SRAM Programmable FPGAs:</b> Introduction, Programming Technology, Device Architecture, the Xilinx XC2000, XC3000 and XC4000 Architectures.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Anti-Fuse Programmed FPGAs:</b> Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Design Applications:</b> General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture					
<b>Textbooks:</b>					
1. Field Programmable Gate Array Technology - Stephen M. Trimberger, Springer International Edition.					
2. Digital Systems Design - Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.					
<b>Reference Books:</b>					
1. Field Programmable Gate Arrays-John V. Oldfield, Richard C. Dorf, Wiley India.					
2. Digital Design Using Field Programmable Gate Arrays - Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.					
3. Digital Systems Design with FPGAs and CPLDs-Ian Grout, Elsevier, Newnes.					
4. FPGA based System Design-Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	ASIC DESIGN	L	T	P	C
25MTD57102c	Program Elective – II	3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand different types of ASICs and their libraries.</li> <li>• To understand about programmable ASICs, I/O modules and their interconnects.</li> <li>• To familiarize different methods of software ASIC design their simulation, testing and construction of ASICs.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand different types of ASICs and their libraries.</li> <li>• Understand about programmable ASICs, I/O modules and their interconnects.</li> <li>• Familiarize different methods of software ASIC design their simulation, testing and construction of ASICs.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to ASICs:</b> Types of ASICs, Design Flow, Case Study, Economics of ASICs, ASIC Cell Libraries, Transistors as resistors, Transistor Parasitic Capacitance, Logical Effort, Library Cell Design, Library Architecture, Gate-Array Design, Standard Cell Design, Data Path Cell Design.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Programmable ASICs and Programmable ASIC Logic Cells:</b> The Anti fuse, Static Ram, EPROM and EEPROM Technology, Practical Issues, Specifications, PREDP Benchmarks, FPGA Economics, Actel ACT, Xilinx LCA, Altera Flex, Altera Max.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>I/O Cells and Interconnects &amp; Programmable ASIC Design Software:</b> DC Output, AC Output, DC input, AC input, Clock input, Power input, Xilinx I/O block, Other I/O Cells, Actel ACT, Xilinx LCA, Xilinx EPLD, Altera Max 5000 and 7000, Altera Max 9000, Altera FLEX, Design Systems, Logic Synthesis, The Half gate ASIC.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Low Level Design Entry and Logic Synthesis:</b> Schematic Entry, Low level Design Languages, PLA Tools, EDIF, A logic synthesis example, A Comparator/MUX, Inside a Logic Synthesizer, Synthesis of Viterbi Decoder, Verilog and Logic synthesis, VHDL and Logic Synthesis, Finite State Machine Synthesis, Memory Synthesis, The Engine Controller, Performance Driven Synthesis, Optimization of the viterbi decoder.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Simulation, Test and ASIC Construction:</b> Types of Simulation, The Comparator/MUX Example, Logic Systems, How Logic Simulation Works, Cell Models, Delay Models, Static Timing Analysis, Formal Verification, Switch Level Simulation, Transistor Level Simulation, The importance of test, Boundary Scan Test, Faults, Faults Simulation, Automatic Test Pattern Generator, Scan Test, Built in Self-Test, A simple test Example, Physical Design, CAD Tools, System Partitioning, Estimating ASIC Size, Power Dissipation, FPGA Partitioning, Partitioning Methods					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Michael John Sebastian Smith, —Application Specific Integrated Circuitsl, Pearson Education, 2003.</li> <li>2. L.J. Herbst, —Integrated Circuit Engineeringl, Oxford Science Publications, 1996.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Himanshu Bhatnagar, —Advanced ASIC Chip Synthesis using Synopsis Design Compilerl, 2nd Edition, Kluwer Academic, 2001.</li> </ol>					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	CMOS ANALOG IC DESIGN LAB	L	T	P	C
25MTD57101P		0	0	4	2
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To explain the VLSI Design Methodologies using VLSI design tool.</li> <li>To grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>To explain the Physical Verification in Layout Design</li> <li>To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>Explain the Physical Verification in Layout Design</li> <li>Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul>					
<b>List of Experiments:</b>					
<ul style="list-style-type: none"> <li>The students are required to design and implement using CMOS Technology.</li> <li>The students are required to implement LAYOUTS of any <b>SIX</b> Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> <ol style="list-style-type: none"> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Two stage Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> </ol>					
<b>Lab Requirements:</b>					
<b>Software:</b>					
Mentor Graphics Tool/ Cadence/ Synopsys/Industry Equivalent Standard Software					
<b>Hardware:</b>					
Personal Computer with necessary peripherals, configuration and operating System.					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

Course Code	CMOS DIGITAL IC DESIGN LAB	L	T	P	C
25MTD57102P		0	0	4	2
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To explain the VLSI Design Methodologies using any VLSI design tool.</li> <li>To grasp the significance of various design logic Circuits in full-custom IC Design.</li> <li>To explain the Physical Verification in Layout Extraction.</li> <li>To fully appreciate the design and analyze of CMOS Digital Circuits.</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>Explain the VLSI Design Methodologies using any VLSI design tool.</li> <li>Grasp the significance of various design logic Circuits in full-custom IC Design.</li> <li>Explain the Physical Verification in Layout Extraction.</li> <li>Fully appreciate the design and analyze of CMOS Digital Circuits.</li> </ul> <p>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation.</p>					
<b>List of Experiments:</b>					
<p>The students are required to design and implement the Circuit and Layout of any <b>Twelve</b> Experiments using CMOS Technology.</p> <ol style="list-style-type: none"> <li>Inverter Characteristics.</li> <li>NAND and NOR Gate</li> <li>XOR and XNOR Gate</li> <li>2:1 Multiplexer</li> <li>Full Adder</li> <li>RS-Latch</li> <li>Clock Divider</li> <li>JK-Flip Flop</li> <li>Synchronous Counter</li> <li>Asynchronous Counter</li> <li>Static RAM Cell</li> <li>Dynamic Logic Circuits</li> <li>Linear Feedback Shift Register</li> </ol>					
<b>Lab Requirements:</b>					
<b>Software:</b>					
Mentor Graphics Tool/ Cadence/ Synopsys/Industry Equivalent Standard Software					
<b>Hardware:</b>					
Personal Computer with necessary peripherals, configuration and operating System.					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI



ESTD.:2001

Course Code	RESEARCH METHODOLOGY AND INTELLECTUAL PROPERTY RIGHTS						L	T	P	C			
25MTDRM101							2	0	0	2			
<b>Semester</b>						<b>I</b>							
<b>Course Objectives:</b>													
<ol style="list-style-type: none"> <li>1. To understand the research design process and data collection methods.</li> <li>2. To develop skills in data analysis and reporting.</li> <li>3. To familiarize students with intellectual property rights (IPR) and patents.</li> <li>4. To apply research skills in real-world contexts.</li> </ol>													
<b>Course Outcomes(CO):</b>													
CO1- Recall key concepts and terminology related to research design, data collection, and intellectual property rights.													
CO2 - Explain the importance of research design and data analysis in research studies, and describe the concept of intellectual property rights.													
CO3 - Design a research study, including data collection and analysis methods, and apply intellectual property rights principles to protect research findings.													
CO4 - Analyze research studies to identify strengths and limitations, and evaluate the effectiveness of data collection and analysis methods.													
CO5- Assess the impact of intellectual property rights on research and innovation, and evaluate the effectiveness of research designs and methods.													
CO6 - Develop a comprehensive research plan, including a detailed research design, data collection and analysis methods, and a plan for protecting intellectual property.													
<b>*B.T-Blooms Taxonomy</b>													
CO	B.T	PO1	PO2	PO3	P04	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	L1	3	2	-	-	-	-	-	-	1	-	-	-
CO2	L2	3	3	-	2	2	-	1	-	2	-	-	1
CO3	L3	3	3	1	2	3	2	-	2	3	2	3	2
CO4	L4	2	3	1	2	2	2	-	-	3	2	2	3
CO5	L5	2	3	1	1	3	2	-	3	2	2	2	3
CO6	L6	3	3	2	3	3	3	-	3	3	3	3	3

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

<b>UNIT - I</b>	<p><b>FUNDAMENTALS OF RESEARCH METHODOLOGY</b></p> <p>Overview of research process and design - Types of Research - Approaches to Research (Qualitative vs Quantitative) - Observation studies, Experiments and Surveys - Use of Secondary and exploratory data to answer the research question - Importance of Reasoning in Research and Research ethics - Documentation Styles (APA/IEEE etc.) - Plagiarism and its consequences</p> <p><b>Learning Outcomes</b></p> <ul style="list-style-type: none"> <li>● Recall key concepts of the research process, including different types and approaches to research, and the importance of ethics.</li> <li>● Differentiate between qualitative and quantitative research approaches and the various uses of secondary data.</li> <li>● Identify the core principles of research design and ethics, including plagiarism and documentation styles.</li> <li>● Explain the significance of reasoning and ethical conduct in all stages of the research process.</li> <li>● Apply knowledge of different documentation styles, such as APA and IEEE, to properly cite sources and avoid plagiarism.</li> </ul>
<b>UNIT - II</b>	<p><b>DATA COLLECTION AND SOURCES</b></p> <p>Importance of Data Collection - Types of Data - Data Collection Methods - Data Sources - primary, secondary and Big Data sources - Data Quality &amp; Ethics - Tools and Technology for Data Collection</p> <p><b>Learning Outcomes</b></p> <ul style="list-style-type: none"> <li>● Identify different types of data and the various methods for collecting both primary and secondary data.</li> <li>● Explain the importance of data quality and ethical considerations in data collection.</li> <li>● Differentiate between primary, secondary, and Big Data sources.</li> <li>● Describe the various tools and technologies used for effective data collection.</li> <li>● Analyze the ethical implications of data collection and ensure data quality in a research study.</li> </ul>
<b>UNIT - III</b>	<p><b>DATA ANALYSIS AND REPORTING</b></p> <p>Overview of Multivariate analysis - Experimental research, cause-effect relationship, and development of hypotheses- Measurement systems analysis, error propagation, and validity of experiments - Guidelines for writing abstracts, introductions, methodologies, results, and discussions - Writing Research Papers &amp; proposals</p> <p><b>Learning Outcomes</b></p> <ul style="list-style-type: none"> <li>● Apply knowledge of multivariate analysis and experimental research to develop hypotheses and analyze data.</li> <li>● Explain the process of measurement systems analysis and error propagation in experimental design.</li> <li>● Formulate clear and concise abstracts, introductions, and methodologies for research papers.</li> <li>● Write effective results and discussion sections based on data analysis.</li> <li>● Develop comprehensive research papers and proposals based on proper data analysis and reporting guidelines.</li> </ul>
<b>UNIT - IV</b>	<p><b>UNDERSTANDING INTELLECTUAL PROPERTY RIGHTS</b></p> <p>Intellectual Property – The concept of IPR, Evolution and development of concept of IPR, IPR development process, Trade secrets, utility Models, IPR &amp; Bio diversity, Role of WIPO and WTO in IPR establishments, Right of Property, Common rules of IPR practices, Types and Features of IPR Agreement, Trademark, Functions of UNESCO in IPR maintenance.</p> <p><b>Learning Outcomes</b></p> <ul style="list-style-type: none"> <li>● Recall the fundamental concepts of Intellectual Property (IP) and its evolution.</li> <li>● Describe the roles of organizations like <b>WIPO</b> and <b>WTO</b> in the establishment of IPR.</li> <li>● Differentiate between various types of IPR, including trade secrets and trademarks.</li> <li>● Explain the common rules and features of IPR agreements and the role of UNESCO.</li> <li>● Analyze the relationship between IPR and biodiversity, and its broader impact.</li> </ul>
<b>UNIT - V</b>	<b>PATENTS</b>

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



Patents – objectives and benefits of patent, Concept, features of patent, Inventive step, Specification - Types of patent application, process E-filing, Examination of patent, Grant of patent, Revocation, Equitable Assignments, Licenses, Licensing of related patents, patent agents, Registration of patent agents

### Learning Outcomes

- Explain the objectives, benefits, and key features of a patent, including the concept of an inventive step.
- Differentiate between the various types of patent applications and the e-filing process.
- Describe the process of patent examination, grant, and revocation.
- Identify the roles of patent agents and the process for their registration.
- Analyze the concepts of equitable assignments, licenses, and licensing of related patents.

### Text books:

1. Stuart Melville and Wayne Goddard, *Research Methodology: An introduction for Science & Engineering students*, Juta and Company Ltd, 2004
2. Catherine J. Holland, *Intellectual property: Patents, Trademarks, Copyrights, Trade Secrets*, Entrepreneur Press, 2007.

1. Cooper Donald R, Schindler Pamela S and Sharma JK, —Business Research Methods, Tata McGraw Hill Education 11e (2012).
2. Ranjit Kumar , *Research Methodology: A Step-by-Step Guide for Beginners*. . David Hunt, Long Nguyen, Matthew Rodgers, —Patent searching: tools & techniques, Wiley, 2007.
3. Deborah E. Bouchoux , *Intellectual Property: The Law of Trademarks, Copyrights, Patents, and Trade Secrets*, 6<sup>th</sup> Edition, Cengage 2024.
4. Wayne C. Booth, Gregory G. Colomb, Joseph M. Williams, *The Craft of Research*, 5<sup>th</sup> Edition, University of Chicago Press, 2024
5. The Institute of Company Secretaries of India, Statutory body under an Act of parliament, —Professional Programme Intellectual Property Rights, Law and practice, September 2013.
6. Peter Elbow, *Writing With Power*, Oxford University Press, 1998.

### Online Resources (Free & Authentic)

- **Coursera / edX** – Research Methodology and Data Analysis courses
- **Springer Link & ScienceDirect** – Latest journals on research design and statistics
- **Google Scholar** – Free access to research papers
- **NCBI Bookshelf** – Open-access research methodology resources
- **Khan Academy (Statistics & Probability)** – For fundamentals of hypothesis testing, regression, and ANOVA.

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**  
**COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	RTL SYNTHESIS, SIMULATION AND VERIFICATION	L	T	P	C
25MTD06106			0	1	2
<b>Semester</b>		<b>I</b>			
<p><b>Course objectives:</b> This course aims to</p> <ul style="list-style-type: none"> <li>• The simulation of combinational and sequential circuits.</li> <li>• FSM based designs.</li> <li>• Implementation of DFT and FFTs.</li> <li>• Verify layout of basic digital circuits.</li> </ul>					
<p><b>Course outcomes:</b> After completion of this course, students will be able to</p> <ul style="list-style-type: none"> <li>• Demonstrate the process steps required for simulation /synthesis.</li> <li>• Design and simulate various combinational and sequential circuits using HDL.</li> <li>• Develop an RTL code for various real time applications.</li> <li>• Synthesize / Simulate an RTL code for several digital designs</li> <li>• Build and verify various digital circuits.</li> </ul>					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



## Module 1 – Introduction to RTL Design

- RTL design flow: Specification → RTL coding → Synthesis → Simulation → Verification.
- HDL coding styles for synthesis (SystemVerilog/VHDL basics).
- Lab:
  1. Write synthesizable Verilog/SystemVerilog code for:
    - a) Half Adder, Full Adder
    - b) 4-bit Ripple Carry Adder
    - c) 4-bit Synchronous Counter (Up/Down)
  2. FSM Design: Sequence Detector (e.g., detect —1011).

## Module 2 – RTL Synthesis

- Synthesis concepts: mapping RTL to gate-level netlist.
- Constraints: clock, area, power.
- Lab:
  1. Synthesize combinational and sequential circuits (Adder, Counter, FSM) using EDA tool
  2. Generate gate-level netlist and analyze area, delay, power reports.
  3. Apply constraints (clock, timing) and observe impact on synthesis results.

## Module 3 – Simulation

- Functional vs. Timing simulation.
- Testbench creation, waveforms, debugging.
- Lab: Run simulations
  1. Develop testbenches for:
    - a) 4-bit ALU (add, sub, AND, OR).
    - b) Universal Shift Register.
  2. Perform functional simulation using EDA tools
  3. Perform post-synthesis (timing) simulation and compare results with functional simulation.

## Module 4 – Verification

- Verification basics: functional verification, assertion-based verification.
- Introduction to UVM/OVM concepts.

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

- Lab: Writing simple verification testbenches.
  1. Write self-checking testbenches for combinational and sequential circuits.
  2. Use assertion-based verification (SystemVerilog Assertions – SVA) for protocol checks (e.g., handshaking signals).
  3. Coverage-driven verification experiment: Create random test cases for FIFO/Memory.

### Module 5 – Case Study & Mini Project

- Design, synthesize, and verify a digital subsystem (e.g., ALU, UART, FIFO).
- End-to-end RTL → Synthesis → Simulation → Verification flow.
- Lab: Design, synthesize, simulate, and verify a **digital subsystem** such as:
  1. UART Transmitter/Receiver
  2. Simple CPU Core Module (Instruction Decoder + ALU + Register File)
  3. FIFO Buffer with full/empty flags

### Textbooks / References

1. Samir Palnitkar – *Verilog HDL: A Guide to Digital Design and Synthesis*.
2. Michael Ciletti – *Advanced Digital Design with the Verilog HDL*.
3. Chris Spear & Greg Tumbush – *SystemVerilog for Verification*.
4. David Rich – *Design and Verification with SystemVerilog*.

### Suggested reading:

1. Samir Palnitkar, —Verilog HDL, a guide to digital design and synthesis, Prentice Hall 2003.
2. Doug Amos, Austin Lesea, Rene Richter, —FPGA based prototyping methodology manual, Xilinx, 2011.
3. Bob Zeidman, —Designing with FPGAs & CPLDs, CMP Books, 2002.

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001



25MTDAC101a	ENGLISH FOR RESEARCH PAPER WRITING (Audit Course-I)	L	T	P	C
		2	0	0	0
<b>Course Objectives:</b>					
1. To equip students with the fundamentals of academic English for research paper writing. 2. To develop students' advanced reading skills for analyzing and evaluating research articles. 3. To refine students' grammar and language skills for clarity and precision in research writing. 4. To master the skills of revising, editing, and proofreading research papers. 5. To familiarize students with the role of technology and AI in research writing, including digital literacy and ethical considerations.					
<b>Course Outcomes (CO):</b> Student will be able to					
CO1 - Recall the key language aspects and structural elements of academic writing in research papers. CO2 – Explain the importance of clarity, precision, and objectivity in research writing. CO3 - Apply critical reading strategies and advanced grammar skills to analyze and write research papers. CO4 – Analyze research articles and identify the strengths and limitations of different methodologies. CO4 – Evaluate research papers to check for plagiarism, structure, clarity, and language accuracy. CO5 – Evaluate the effectiveness of different language and technology tools in research writing, including AI-assisted tools and plagiarism detection software. 6. CO6 – Develop a well-structured research paper that effectively communicates complex ideas.					
UNIT - I	Fundamentals of Academic English	Lecture Hrs:			
Academic English - MAP (Message-Audience-Purpose) - Language Proficiency for Writing - Key Language Aspects - Clarity and Precision - Objectivity - Formal Tone - Integrating References - Word order - Sentences and Paragraphs - Link Words for Cohesion - Avoiding Redundancy / Repetition - Breaking up long sentences - Structuring Paragraphs - Paraphrasing Skills – Framing Title and Sub-headings					
UNIT - II	Reading Skills for Researchers	Lecture Hrs:			
Reading Academic Texts - Critical Reading Strategies - Skimming and Scanning - Primary Research Article vs. Review Article - Reading an Abstract - Analyzing Research Articles - Identifying Arguments - Classifying Methodologies - Evaluating Findings - Making Notes					
UNIT - III	Grammar Refinement for Research Writing	Lecture Hrs:			
Advanced Punctuation Usage - Grammar for Clarity - Complex Sentence Structures - Active- Passive Voice - Subject-Verb Agreement - Proper Use of Modifiers - Avoiding Ambiguous Pronoun References - Verb Tense Consistency - Conditional Sentences					
UNIT - IV	Mastery in Refining Written Content/Editing Skills	Lecture Hrs:			
Effective Revisions - Restructuring Paragraph - Editing vs Proofreading, Editing for Clarity and Coherence - Rectifying Sentence Structure Issues - Proofreading for Grammatical Precision – Spellings - Tips for Correspondence with Editors - Critical and Creative Phases of Writing					

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

UNIT - V	Technology and Language for Research	Lecture Hrs:
Digital Literacy and Critical Evaluation of Online Content - Technology and Role of AI in Research Writing – Assistance in Generating Citations and References - Plagiarism and Ethical Considerations – Tools and Awareness – Fair Practices		
<b>Textbooks:</b>		

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



1. Bailey. S. *Academic Writing: A Handbook for International Students*. London and New York: Routledge, 2015.
2. Adrian Wallwork, *English for Writing Research Papers*, Springer New York Dordrecht Heidelberg London, 2011.

#### Reference Books:

1. Craswell, G. *Writing for Academic Success*, Sage Publications, 2004.
2. Peter Elbow, *Writing With Power, E-book*, Oxford University Press, 2007
3. Oshima, A. & Hogue, A. *Writing Academic English*, Addison-Wesley, New York, 2005
4. Swales, J. & C. Feak, *Academic Writing for Graduate Students: Essential Skills and Tasks*. Michigan University Press, 2012.
5. Goldbort R. *Writing for Science*, Yale University Press (available on Google Books), 2006
6. Day R. *How to Write and Publish a Scientific Paper*, Cambridge University Press, 2006

#### Online Learning Resources:

1. <https://nptel.ac.in/noc/courses/noc20/SEM1/noc20-ge04/>
2. [https://onlinecourses.swayam2.ac.in/ntr24\\_ed15/preview](https://onlinecourses.swayam2.ac.in/ntr24_ed15/preview)
3. "Writing in the Sciences" – Stanford University (MOOC on Coursera)  
[<https://www.coursera.org/learn/sciwrite>](<https://www.coursera.org/learn/sciwrite>)
4. Academic Phrasebank – University of Manchester  
[<http://www.phrasebank.manchester.ac.uk>](<http://www.phrasebank.manchester.ac.uk>)
5. OWL (Online Writing Lab) – Purdue University,  
[<https://owl.purdue.edu>](<https://owl.purdue.edu>)  
\*(Resources on APA/MLA formats, grammar, structure, paraphrasing)\*
6. Zotero or Mendeley (Reference Management Tools) – Useful for managing citations and sources.

# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI



ESTD.:2001

25MTDAC101b	DISASTER MANAGEMENT (Audit Course-I)				L	T	P	C
					2	0	0	0
Semester				I				
<b>Course Objectives:</b>								
<ol style="list-style-type: none"> <li>1. <b>To enable the students to understand</b> the fundamental concepts of disasters, hazards, their factors, and significance with special reference to India.</li> <li>2. <b>To prepare them to classify and analyze</b> different types of natural and man-made disasters, their causes, magnitude, and impacts.</li> <li>3. <b>To foster them develop understanding</b> of disaster preparedness, monitoring systems, and the role of government, community, and media.</li> <li>4. <b>To equip them in learning</b> risk assessment techniques, disaster risk reduction strategies, and the importance of global and national cooperation.</li> <li>5. <b>To foster their ability to think critically and respond to disasters and design</b> effective mitigation measures (structural and non-structural) with a focus on emerging trends and Indian disaster management programs.</li> </ol>								
<b>Course Outcomes</b>								
On successful completion, students will be able to:								
<b>CO1 - Define and distinguish</b> between hazards and disasters, and explain their types, nature, and impacts.								
<b>CO2 Identify and map</b> disaster-prone areas in India and understand the epidemiological consequences of disasters.								
<b>CO3 Assess</b> the economic, social, and ecological repercussions of major natural and man-made disasters.								
<b>CO4 Demonstrate knowledge</b> of disaster preparedness tools such as remote sensing, meteorological data, risk evaluation, and community awareness.								
<b>CO5 Apply</b> risk assessment methods and propose disaster risk reduction strategies at local, national, and global levels.								
<b>CO6: Formulate and evaluate</b> structural and non-structural disaster mitigation strategies, with emphasis on Indian programs and emerging trends.								
<b>SYLLABUS</b>								
<b>UNIT –I</b>			<b>Introduction</b>					
Disaster - Definition, Factors and Significance - Difference Between Hazard and Disaster - Natural and Man-made Disasters - Difference, Nature, Types and Magnitude - Disaster Prone Areas in India - Study of Seismic Zones - Areas Prone to Floods and Droughts, Landslides and Avalanches - Areas Prone to Cyclonic and Coastal Hazards with Special Reference to Tsunami - Post-Disaster Diseases and Epidemics.								
<b>UNIT - II</b>			<b>Repercussions of Disasters and Hazards</b>					
Economic Damage - Loss of Human and Animal Life - Destruction of Ecosystem - Natural Disasters - Earthquakes, Volcanism, Cyclones, Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Man-made disaster - Nuclear Reactor Meltdown - Industrial Accidents - Oil Slick sand Spills - Outbreaks of Disease and Epidemics War and Conflicts.								
<b>UNIT - III</b>			<b>Disaster Preparedness and Management</b>					
Preparedness - Monitoring of Phenomena - Triggering a Disaster Hazard - Evaluation of Risk- Application of Remote Sensing - Data from Meteorological and Other Agencies - Media Reports- Governmental and Community Preparedness								
<b>UNIT - IV</b>			<b>Risk Assessment</b>					



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



**ESTD.:2001**

Disaster Risk -Concept and Elements, Disaster Risk Reduction - Global and National Disaster Risk Situation -Techniques of Risk Assessment – Global Co-Operation in Risk Assessment and Warning - People’s participation in Risk Assessment – Strategies for Survival

### UNIT - V

### Disaster Mitigation

Meaning, Concept and Strategies of Disaster Mitigation - Emerging Trends in Mitigation - Structural Mitigation and Non- Structural Mitigation - Programs of Disaster Mitigation in India

#### Text books

1. Gupta, H. K. *Disaster Management*. Universities Press, 2003
2. Singh, R. B. *Natural Hazards and Disaster Management*. Rawat Publications, 2006.

#### Reference Books

1. Coppola, D. P. (2020). *Introduction to International Disaster Management* (4th ed.). Elsevier.
2. Shaw, R., & Izumi, T. (2022). *Science and Technology in Disaster Risk Reduction in Asia*. Springer.
3. Wisner, B., Gaillard, J. C., & Kelman, I. (2021). *Handbook of Hazards and Disaster Risk Reduction and Management* (2nd ed.). Routledge.
4. Saini, V. K. (2021). *Disaster Management in India: Policy, Issues and Perspectives*. Sage India.
5. Kelman, I. *Disaster by Choice: How Our Actions Turn Natural Hazards into Catastrophes*, Oxford University Press, 2022
6. Sahni, P. & Dhameja, A. *Disaster Mitigation: Experiences and Reflections*. Prentice Hall of India, 2004.

#### Online Resources

- **National Disaster Management Authority (NDMA), India:** <https://ndma.gov.in> – official guidelines, reports, and policy frameworks.
- **United Nations Office for Disaster Risk Reduction (UNDRR):** <https://www.undrr.org> – Sendai Framework, global risk reduction strategies.
- **Global Disaster Alert and Coordination System (GDACS):** <https://www.gdacs.org> – real-time disaster alerts.
- **World Health Organization (WHO)** – <https://www.who.int/emergencies> – disaster-related health guidelines.



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



25MTDAC101c	<b>ESSENCE OF INDIAN TRADITIONAL KNOWLEDGE (Audit Course-I)</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		2	0	0	0

<b>COURSE OBJECTIVES :</b> The objective of this course is	
1	To facilitate the students with the concepts of Indian traditional knowledge and to make them understand the importance of roots of knowledge system.
2	To make them understand the need for protecting traditional knowledge and its significance in the global economy.
3	To make them understand the legal frame work and policies related to traditional knowledge protection.
4	To enable them to understand the relationship between traditional knowledge and intellectual property rights.
5	To make them explore the applications of traditional knowledge in different sectors, such as engineering, medicine, agriculture, and biotechnology

**Unit-I:** Introduction to traditional knowledge - Definition, Nature and characteristics, scope and importance - Kinds of traditional knowledge - Physical and social contexts in which traditional knowledge develop - Historical impact of social change on traditional knowledge systems - Indigenous Knowledge (IK) – Characteristics - traditional knowledge vis-à-vis indigenous knowledge -Traditional knowledge Vs western knowledge, traditional knowledge vis-à-vis formal knowledge

### Learning Outcomes:

At the end of the unit the student will able to:

- Understand the concept of traditional knowledge.
- Contrast and compare characteristics, importance& kinds of traditional knowledge.
- Analyze physical and social contexts of traditional knowledge.
- Evaluate social change on traditional knowledge.

**Unit-II:** Protection of traditional knowledge- Need for protecting traditional knowledge - Significance of TK Protection - Value of TK in global economy - Role of Government to harness TK.

### Learning Outcomes:

At the end of the unit the student will able to:

- Know the need of protecting traditional knowledge.
- Apply significance of TK protection.
- Analyze the value of TK in global economy.
- Evaluate role of government

**Unit-III:** Legal frame work and TK - A)The Scheduled Tribes and Other Traditional Forest Dwellers (Recognition of Forest Rights) Act, 2006 - Plant Varieties Protection and Farmer's Rights Act, 2001 (PPVFR Act) – B)The Biological Diversity Act 2002 and Rules 2004 - the protection of traditional knowledge bill, 2016 - Geographical Indicators Act 2003.

### Learning Outcomes:

At the end of the unit the student will able to:

- Understand legal frame work of TK.
- Contrast and compare the ST and other traditional forest dwellers
- Analyze plant variant protections
- Understand the rights of farmers forest dwellers



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



**ESTD.:2001**

**Unit-IV:** Traditional knowledge and Intellectual property - Systems of traditional knowledge protection - Legal concepts for the protection of traditional knowledge - Certain non-IPR mechanisms of traditional knowledge protection - Patents and traditional knowledge - Strategies to increase protection of traditional knowledge -Global legal FORA for increasing protection of Indian Traditional Knowledge.

### Learning Outcomes:

At the end of the unit the student will able to:

- Understand TK and IPR
- Apply systems of TK protection.
- Analyze legal concepts for the protection of TK.
- Evaluate strategies to increase the protection of TK.

**Unit-V:** Traditional knowledge in different sectors - Traditional knowledge and Engineering - Traditional medicine system - TK and Biotechnology - TK in Agriculture - Traditional societies depend on it for their food and healthcare needs - Importance of conservation and sustainable development of environment - Management of biodiversity, Food security of the country and protection of TK

### Learning Outcomes:

At the end of the unit the student will be able to:

- Know TK in different sectors.
- Apply TK in Engineering.
- Analyze TK in various sectors.
- Evaluate food security and protection of TK in the country.

### Prescribed Books:

1. Mahadevan, B., Bhat Vinayak Rajat, Nagendra Pavana R.N. *Introduction to Indian Knowledge System: Concepts and Applications*, PHI Learning Pvt.Ltd. Delhi, 2022.
2. Basanta Kumar Mohanta and Vipin Kumar Singh, *Traditional Knowledge System and Technology in India*, PratibhaPrakashan 2012.

### Reference Books

1. Pride of India: A Glimpse into India's Scientific Heritage, Samskrita Bharati, New Delhi.
2. Kak, S.C. —On Astronomy in Ancient India, Indian Journal of History of Science, 22(3), 1987
3. Subbarayappa, B.V. and Sarma, K.V. *Indian Astronomy: A Source Book*, Nehru Centre, Mumbai, 1985.
4. Bag, A.K. *History of Technology in India*, Vol. I, Indian National Science Academy, New Delhi, 1997.
5. Acarya, P.K. *Indian Architecture*, Munshiram Manoharlal Publishers, New Delhi, 1996.
6. Banerjea, P. *Public Administration in Ancient India*, Macmillan, London, 1961.
7. Kapoor Kapil, Singh Avadhesh, *Indian Knowledge Systems Vol – I & II*, Indian Institute of Advanced Study, Shimla, H.P., 2022

<b>COURSE OUTCOMES:</b> At the end of the course, students will be able to	
CO1	Define and explain the concept of traditional knowledge, its nature, characteristics, and scope
CO2	Understand the need for protecting traditional knowledge and its significance in the global economy
CO3	Explain the legal framework and policies related to traditional knowledge protection
CO4	Apply traditional knowledge in different sectors, such as engineering, medicine, agriculture, and biotechnology
CO5	Analyze the importance of traditional knowledge in various contexts, including its historical impact and social change
CO6	Analyze the relationship between traditional knowledge and intellectual property rights, including patents and non-IPR mechanisms

E-Resources: 1. <https://www.youtube.com/watch?v=LZP1StpYEPM> 2. <http://nptel.ac.in/courses/121106003/>



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



Course Code	CMOS MIXED SIGNAL IC DESIGN	L	T	P	C
25MTD57201T		3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To demonstrate first order filter with least interference</li> <li>• To extend the concept of phase locked loop for designing PLL application with minimum jitter by considering non ideal effects.</li> <li>• To design different A/D, D/A, modulators, demodulators and different filter for real time applications</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Demonstrate first order filter with least interference</li> <li>• Extend the concept of phase locked loop for designing PLL application with minimum jitter by considering non ideal effects.</li> <li>• Design different A/D, D/A, modulators, demodulators and different filter for real time applications</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<p><b>Switched Capacitor Circuits:</b> Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators, first order filters, Switch sharing, biquad filters.</p> <p><b>Comparators:</b> Characterization of comparator, Two-Stage, Open-Loop comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators.</p>					
<b>UNIT – II</b>		Lecture Hrs:			
<p><b>Phased Lock Loop (PLL):</b> Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs- PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications</p>					
<b>UNIT - III</b>		Lecture Hrs:			
<p><b>Data Converter:</b> Fundamentals DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters</p>					
<b>UNIT - IV</b>		Lecture Hrs:			
<p><b>A to D Converters:</b> Nyquist Rate A/D Converters Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Sigma Delta A/D converters, Time- interleaved converters.</p>					
<b>UNIT - V</b>		Lecture Hrs:			
<p><b>Oversampling Converters:</b> Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multi bit quantizers, Delta sigma D/A</p>					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition, 2002</li> <li>2. CMOS Analog Circuit Design - Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.</li> <li>3. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. CMOS Integrated Analog-to- Digital and Digital-to-Analog converters- Rudy Van De Plassche, Kluwer Academic Publishers, 2003</li> <li>2. Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Inter science, 2005.</li> <li>3. CMOS Mixed-Signal Circuit Design - R. Jacob Baker, Wiley Interscience,2009</li> </ol>					



# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



**ESTD.:2001**

Course Code	PHYSICAL DESIGN AUTOMATION	L	T	P	C
25MTD57202T		3	0	0	3
	<b>Semester</b>	<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand relation between automation algorithms and constraints posed by VLSI technology.</li> <li>• To adopt algorithms to meet critical design parameters.</li> <li>• To design area efficient logics by employing different routing algorithms and shape functions.</li> <li>• To simulate and synthesis different combinational and sequential logics.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand relation between automation algorithms and constraints posed by VLSI technology.</li> <li>• Adopt algorithms to meet critical design parameters.</li> <li>• Design area efficient logics by employing different routing algorithms and shape functions.</li> <li>• Simulate and synthesis different combinational and sequential logics.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>VLSI Design Automation Tools:</b> Algorithms and system design, Structural and logic design, Transistor level design, Layout design, Verification methods, Design management tools.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Layout:</b> Compaction, placement and routing, Design rules, symbolic layout, Applications of compaction. Formulation methods, Algorithms for constrained graph compaction, Circuit representation, Wire length estimation, Placement algorithms, Partitioning algorithms.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Floor planning and routing:</b> Floor planning concepts, Shape functions and floor planning sizing, Local routing, Area routing, Channel routing, global routing and its algorithms.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Simulation and Logic Synthesis:</b> Gate level and switch level modeling and simulation, Introduction to combinational logic synthesis, ROBDD principles, implementation, construction and manipulation, Two level logic synthesis.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>High-Level Synthesis:</b> Hardware model for high level synthesis, internal representation of input algorithms, Allocation, assignment and scheduling, scheduling algorithms, Aspects of assignment, High level transformations.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. S.H. Gerez, Algorithms for VLSI Design Automation, John Wiley, 1998.</li> <li>2. N.A. Sherwani, Algorithms for VLSI Physical Design Automation, (3/e), Kluwer, 1999.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. S.M. Sait,H.Youssef, VLSI Physical Design Automation, World scientific, 1999.</li> <li>2. M.Sarrafzadeh, Introduction to VLSI Physical Design, McGraw Hill (IE), 1996</li> </ol>					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

**COURSE STRUCTURE & SYLLABI**



Course Code	SoC TESTING AND VERIFICATION	L	T	P	C
25MTD57203a	Program Elective – III	3	0	0	3
	Semester	II			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the concepts of faults and testing in SoC</li> <li>• To implement the faults using simulation tools</li> <li>• To analyze BIST systems</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the concepts of faults and testing in SoC</li> <li>• Implement the faults using simulation tools</li> <li>• Analyze BIST systems</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Testing:</b> Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Logic and Fault Simulation:</b> Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Testability Measures:</b> SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Built-In Self-Test:</b> The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Boundary Scan Standard:</b> Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BSDL Description Components, Pin Descriptions.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. M.L. Bushnell, V. D. Agrawal, —Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits, Kluwer Academic Publishers.</li> <li>2. M. Abramovici, M.A.Breuer and A.D Friedman, —Digital Systems and Testable Design, Jaico Publishing House.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. P.K. Lala, —Digital Circuits Testing and Testability, Academic Press.</li> </ol>					



# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



ESTD.:2001

Course Code	SEMICONDUCTOR MEMORY DESIGN AND TESTING	L	T	P	C
25MTD57203b	Program Elective – III	3	0	0	3
	Semester	II			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand different types of memories, their architectural and different packing techniques of memories.</li> <li>To build fault models for memory testing.</li> <li>To analyze different parameters that lead malfunctioning of memories.</li> <li>To design reliable memories with efficient architecture to improve processes times and power.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Get complete knowledge regarding different types of memories, their architectural and different packing techniques of memories.</li> <li>Build fault models for memory testing.</li> <li>Analyze different parameters that lead malfunctioning of memories.</li> <li>Design reliable memories with efficient architecture to improve processes times and power.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Random Access Memory Technologies:</b> SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Non-volatile Memories:</b> Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, Onetime programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance:</b> RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Semiconductor Memory Reliability and Radiation Effects:</b> General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Advanced Memory Technologies and High-density Memory Packing Technologies</b> Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**

**COURSE STRUCTURE & SYLLABI**



Packaging Future Directions.
<b>Textbooks:</b>
1. Semiconductor Memories Technology – Ashok K. Sharma, 2002, Wiley. 2. Advanced Semiconductor Memories – Architecture, Design and Applications - Ashok K. Sharma, 2002, Wiley.
<b>Reference Books:</b>
1. Modern Semiconductor Devices for Integrated Circuits – Chenming C Hu, First Edition. Prentice all.



# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



**ESTD.:2001**

Course Code	ADVANCED VLSI INTERCONNECTS	L	T	P	C
25MTD57203c	Program Elective – III	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• Gain insight into transmission line parameters of VLSI interconnects.</li> <li>• Understand novel and emerging solutions for future VLSI interconnect technologies.</li> <li>• Learn the impact of inductive effects in high-speed interconnects.</li> <li>• Know the effect of quantum effects in nanoscale interconnects.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the transmission line parameters of VLSI interconnects.</li> <li>• Learn the novel and emerging solutions for future VLSI interconnect technologies.</li> <li>• Analyze the impact of inductive effects in high-speed interconnects.</li> <li>• Examine the influence of quantum effects in nanoscale interconnects.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Introduction: Introduction to VLSI Interconnects, The Distributed RC Interconnect Model, Elmore Delay in Interconnects, Scaling Effects in Interconnects, Simulation and Delay Mitigation in RC Interconnects.					
<b>UNIT - II</b>		Lecture Hrs:			
Inductive Effects: Inductive Effects in Interconnects, Distributed RLC Interconnect Model, Transmission Line Equations, When to Consider the Inductive Effects?, Equivalent Elmore Model for RLC Interconnects, Two-Pole Model of RLC Interconnects from ABCD Parameters, RLC Interconnect Simulation.					
<b>UNIT - III</b>		Lecture Hrs:			
Resistance at High Frequencies, Power Dissipation due to Interconnects, Electromigration in Interconnects, Mitigation of Electromigration.					
<b>UNIT - IV</b>		Lecture Hrs:			
Crosstalk: Capacitive Coupling in Interconnects, Crosstalk Effects in Two Identical Interconnects, Mitigation Techniques, Analysis and Simulation of Coupled Interconnects. Extraction of Capacitance, Extraction of Inductance, Estimation of Interconnect Parameters from S-parameters.					
<b>UNIT - V</b>		Lecture Hrs:			
Quantum Effects: Quantum Conductance, Quantum Capacitance, Kinetic Inductance, Graphene Nanoribbon Interconnects, Analysis and Simulation of Interconnect Considering Quantum Effects.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Ashok K. Goel, High-Speed VLSI Interconnects.</li> <li>2. Y.S.Diamond, Advanced Nanoscale ULSI Interconnects: Fundamental sand Applications,</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. H.S Philip Wong and DejiAkinwande, Carbon nanotube and Graphene Device Physics, 2011.</li> </ol> Other Suggested Readings: NPTEL Courses ( <a href="https://onlinecourses.nptel.ac.in/noc22_ee125/preview">https://onlinecourses.nptel.ac.in/noc22_ee125/preview</a> )					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



Course Code	LOW POWER VLSI DESIGN	L	T	P	C
25MTD68102a	Program Elective – IV	3	0	0	3
Semester		II			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect</li> <li>• To implement Low power design approaches for system level and circuit level measures.</li> <li>• To design low power adders, multipliers and memories for efficient design of systems.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect</li> <li>• Implement Low power design approaches for system level and circuit level measures.</li> <li>• Design low power adders, multipliers and memories for efficient design of systems.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Fundamentals:</b> Need for Low Power Circuit Design, Sources of Power Dissipation – Static and Dynamic Power Dissipation, Short Circuit Power Dissipation, Glitching Power Dissipation, Short Channel Effects – Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Low-Power Design Approaches:</b> Low-Power Design through Voltage Scaling – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach – Pipelining and Parallel Processing Approaches. Switched Capacitance Minimization Approaches: System Level Measures, Circuit Level Measures, Mask level Measures.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Adders:</b> Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques – Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Multipliers:</b> Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Memories:</b> Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Pre charge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.					
<b>Textbooks:</b>					
1. CMOS Digital Integrated Circuits – Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.					
2. Low-Voltage, Low-Power VLSI Subsystems – Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.					
<b>Reference Books:</b>					
1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011.					
2. Low Power CMOS Design – Anantha Chandrakasan, IEEE Press/Wiley International, 1998.					
3. Low Power CMOS VLSI Circuit Design – Kaushik Roy, Sharat C. Prasad, John Wiley & Sons, 2000.					



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	ALGORITHMS FOR VLSI DESIGN	L	T	P	C
25MTD06204b	Program Elective – IV	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the VLSI design methodologies</li> <li>• To understand the optimization methods</li> <li>• To learn various methodologies in floor planning</li> <li>• To explore the tools used in Physical Design Automation</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the VLSI design methodologies</li> <li>• Understand the optimization methods</li> <li>• Learn various methodologies in floor planning</li> <li>• Explore the tools used in Physical Design Automation</li> </ul>					
UNIT - I		Lecture Hrs:			
<b>PRELIMINARIES</b>					
Introduction to Design Methodologies, Design Automation tools, Algorithmic Graph Theory, Computational complexity, Tractable and Intractable problems.					
UNIT - II		Lecture Hrs:			
<b>GENERAL PURPOSE METHODS FOR COMBINATIONAL OPTIMIZATION</b>					
Backtracking, Branch and Bound, Dynamic Programming, Integer Linear Programming, Local Search, Simulated Annealing, Tabu search, Genetic Algorithms.					
UNIT - III		Lecture Hrs:			
<b>LAYOUT COMPACTION, PLACEMENT, FLOOR PLANNING AND ROUTING</b>					
Problems, Concepts and Algorithms.					
<b>MODELLING AND SIMULATION</b>					
Gate Level Modelling and Simulation, Switch level Modelling and Simulation.					
UNIT - IV		Lecture Hrs:			
<b>LOGIC SYNTHESIS AND VERIFICATION</b>					
Basic issues and Terminology, Binary-Decision diagrams, Two-Level logic Synthesis					
<b>HIGH-LEVEL SYNTHESIS:</b> Hardware Models, Internal representation of the input Algorithm, Allocation, Assignment and Scheduling, Some Scheduling Algorithms, Some aspects of Assignment problem, High-level Transformations.					
UNIT - V		Lecture Hrs:			
<b>PHYSICAL DESIGN AUTOMATION OF FPGAs</b>					
FPGA technologies, Physical Design cycle for FPGAs, partitioning and Routing for segmented and staggered Models.					
<b>PHYSICAL DESIGN AUTOMATION OF MCMs</b>					
MCM technologies, MCM physical design cycle, Partitioning, Placement - Chip Array based and Full Custom Approaches, Routing – Maze routing, Multiple stage routing, Topologic routing, Integrated Pin – Distribution and routing, Routing and Programmable MCMs.					
<b>Textbooks:</b>					
1. Algorithms for VLSI Design Automation, S.H.Gerez, WILEY Student Edition, John wiley & Sons (Asia) Pvt. Ltd.1999.					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



2. Algorithms for VLSI Physical Design Automation – Naveed Sherwani, 3rd Ed., Springer International Edition, 2005.

### Reference Books:

1. Computer Aided Logical Design with Emphasis on VLSI – Hill & Peterson, Wiley, 1993.
2. Modern VLSI Design: Systems on silicon – Wayne Wolf, 2nd Ed., Pearson Education Asia, 1998.



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	VLSI SIGNAL PROCESSING	L	T	P	C
25MTD57204c	Program Elective – IV	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To study the existing architectures suitable for VLSI.</li> <li>• To understand the concepts of folding and unfolding algorithms and applications.</li> <li>• To design new architectures suitable for VLSI.</li> <li>• To implement fast convolution algorithms.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Study the existing architectures suitable for VLSI.</li> <li>• Understand the concepts of folding and unfolding algorithms and applications.</li> <li>• Design new architectures suitable for VLSI.</li> <li>• Implement fast convolution algorithms.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to DSP:</b> Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms Pipelining and Parallel Processing Introduction, Pipelining of FIR Digital filters, Parallel Processing, Pipelining and Parallel Processing for Low Power Retiming Introduction, Definitions and Properties, Solving System of Inequalities, Retiming Techniques					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Folding and Unfolding:</b> Folding- Introduction, Folding Transform, Register minimization Techniques, Register minimization in folded architectures, folding of Multi rate systems Unfolding- Introduction, An Algorithm for Unfolding, Properties of Unfolding, critical Path, Unfolding and Retiming, Applications of Unfolding.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Systolic Architecture Design:</b> Introduction, Systolic Array Design Methodology, FIR Systolic Arrays, Selection of Scheduling Vector, Matrix Multiplication and 2D Systolic Array Design, Systolic Design for Space Representations contain Delays.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Fast Convolution:</b> Introduction – Cook - Toom Algorithm – Winograd algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Low Power Design:</b> Digital lattice filter structures, bit level arithmetic, architecture, redundant arithmetic. Numerical strength reduction, synchronous, wave and asynchronous pipe lines, Scaling Vs Power Consumption, Power Analysis, Power Reduction techniques, Power Estimation Approaches					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Keshab K. Parthi, VLSI Digital Signal Processing- System Design and Implementation, Wiley Inter Science, 1998.</li> <li>2. Kung S. Y, H. J. While House, T. Kailath, VLSI and Modern Signal processing, Prentice Hall, 1985.</li> </ol>					
<b>Reference Books</b>					
<ol style="list-style-type: none"> <li>1. Jose E. France, Yannis Tsividis, Design of Analog – Digital VLSI Circuits for Telecommunications and Signal Processing, Prentice Hall, 1994.</li> <li>2. Medisetti V. K, VLSI Digital Signal Processing, IEEE Press (NY), 1995</li> </ol>					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



Course Code	CMOS MIXED SIGNAL IC DESIGN LAB	L	T	P	C
25MTD57201P		0	0	4	2
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To design and simulate op-amp for given specifications</li> <li>• To design and simulate data converter for given specifications</li> <li>• To design and simulate PLL and VCO for given specifications</li> <li>• To understand the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Design and simulate op-amp for given specifications</li> <li>• Design and simulate data converter for given specifications</li> <li>• Design and simulate PLL and VCO for given specifications</li> <li>• Understand the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>List of Experiments:</b>					
<p>The students are required to design and implement the Circuit and Layout of the following Experiments using CMOS Technology.</p> <p><b>Cycle 1:</b></p> <ol style="list-style-type: none"> <li>1) Fully compensated op-amp with resistor and miller compensation</li> <li>2) High speed comparator design               <ol style="list-style-type: none"> <li>a. Two stage cross coupled clamped comparator</li> <li>b. Strobed Flip-flop</li> </ol> </li> <li>3) Data converter</li> </ol> <p><b>Cycle 2:</b></p> <ol style="list-style-type: none"> <li>1) Switched capacitor circuits               <ol style="list-style-type: none"> <li>a. Parasitic sensitive integrator</li> <li>b. Parasitic insensitive integrator</li> </ol> </li> <li>2) Design of PLL</li> <li>3) Design of VCO</li> <li>4) Band gap reference circuit</li> <li>5) Layouts of All the circuits Designed and Simulated</li> </ol> <p><b>Software:</b> Mentor Graphics/ Cadence/ Tanner/Industry Equivalent Standard Software Tools</p> <p><b>Hardware:</b> Personal Computer with necessary peripherals, configuration and operating System.</p>					
<b>References:</b>					
<ol style="list-style-type: none"> <li>1. David A Johns, Ken Martin, Analog Integrated Circuit Design, Wiley, 2008.</li> <li>2. R. Gregorian and G.C Ternes, Analog MOS Integrated Circuits for Signal Processing, Wiley,1986.</li> <li>3. Roubik Gregorian, Introduction to CMOS Op Amp and Comparators, Wiley, 1999.</li> <li>4. Alan Hastlings, The art of Analog Layout, Wiley, 2005.</li> </ol>					



# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	PHYSICAL DESIGN AUTOMATION LAB	L	T	P	C
25MTD57202P		0	0	4	2
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To learn the implementation of different Physical Design Automation algorithms</li> <li>• To implement different graph algorithms</li> <li>• To implement different partitioning algorithms</li> <li>• To implement different floor planning algorithms</li> <li>• To implement different routing algorithms</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Learn the implementation of different Physical Design Automation algorithms</li> <li>• Implement different graph algorithms</li> <li>• Implement different partitioning algorithms</li> <li>• Implement different floor planning algorithms</li> <li>• Implement different routing algorithms</li> </ul>					
<b>List of Experiments:</b>					
<b>Cycle 1:</b>					
1) Graph algorithms <ul style="list-style-type: none"> <li>a) Graph search algorithms               <ul style="list-style-type: none"> <li>i. Depth first search</li> <li>ii. Breadth first search</li> </ul> </li> <li>b) Spanning tree algorithm               <ul style="list-style-type: none"> <li>i. Kruskal's algorithm</li> </ul> </li> <li>c) Shortest path algorithm               <ul style="list-style-type: none"> <li>i. Dijkstra algorithm</li> <li>ii. Floyd- Warshall algorithm</li> </ul> </li> <li>d) Steiner tree algorithm</li> </ul> 2) Computational geometry algorithm <ul style="list-style-type: none"> <li>a) Line sweep method</li> <li>b) Extended line sweep method</li> </ul>					
<b>Cycle 2:</b>					
3) Partitioning algorithms <ul style="list-style-type: none"> <li>a) Group migration algorithms               <ul style="list-style-type: none"> <li>I. Kernighan –Lin algorithm</li> <li>II. Extensions of Kernighan-Lin algorithm                   <ul style="list-style-type: none"> <li>i) Fiduccias –Mattheyses algorithm</li> <li>ii) Goldberg and Burstein algorithm</li> </ul> </li> </ul> </li> <li>b) Simulated annealing and evolution algorithms               <ul style="list-style-type: none"> <li>i. Simulated annealing algorithm</li> <li>ii. Simulated evolution algorithm</li> </ul> </li> </ul> III) Metric allocation method					
4) Floor planning algorithms <ul style="list-style-type: none"> <li>i) Constraint based methods</li> <li>ii) Integer programming based methods</li> <li>iii) Rectangular dualization based methods</li> </ul>					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**

**COURSE STRUCTURE & SYLLABI**



- iv) Hierarchical tree based methods
- v) Simulated evolution algorithms
- vi) Time driven Floor planning algorithms

### 5) Routing algorithms

#### I) Two terminal algorithms

##### a) Maze routing algorithms

i) Lee's algorithm

ii) Soukup's algorithm

iii) Hadlock algorithm

##### b) Line-Probe algorithm

##### c) Shortest path based algorithm

#### II) Multi terminal algorithm

##### a) Stenier tree based algorithm

i) SMST algorithm

ii) Z-RST algorithm

**Software required:** C/C++ Programming Language /Relevant software

**Text Books:**

- 1) Naveed Shervani, Algorithms for Physical Design Automation, 3rd Edition, Kluwer Academic,1998.
- 2) Charles J Alpert, Dinesh P Mehta, Sachin S. Sapatnekar, Handbook of Algorithms for Physical Design Automation, CRC Press,2008.



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



25MTD13205M	QUANTUM TECHNOLOGIES AND APPLICATIONS	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>2</b>	<b>0</b>	<b>0</b>	<b>2</b>

### Course Objectives

1. Present core quantum principles such as superposition and entanglement without mathematical formalism.
2. Develop conceptual clarity on qubits, quantum states, and information frameworks.
3. Examine the theoretical challenges in realizing scalable quantum systems.
4. Introduce foundational ideas in quantum communication and computing.
5. Highlight applications, industrial adoption, and future research directions in quantum technologies.

### Course Outcomes

Upon completion, the learner will be able to:

Explain fundamental quantum concepts conceptually.

Distinguish classical information systems from quantum information frameworks.

Identify the principal theoretical limitations in building quantum computers.

Describe the conceptual basis of quantum communication and computation.

Discuss current applications, technological trajectories, and career opportunities in the quantum domain.

### Unit 1: Foundations of Quantum Theory and Technologies

Transition from classical to quantum physics. Key conceptual principles: Superposition, Entanglement, Uncertainty, Wave-particle duality. Quantum states and measurement; the role of the observer. Representative quantum systems: electrons, photons, atoms. Concept of quantization and discrete energy levels. Strategic relevance of quantum technologies.

Overview of major domains: Computing, Communication, Sensing. Global quantum initiatives: India's National Quantum Mission, EU Quantum Flagship, USA, China.

### Unit 2: Conceptual Structure of Quantum Information

Qubits: qualitative understanding using spin and polarization. Classical bits vs quantum bits: distinctions and implications. Quantum systems (non-engineering perspective): trapped ions, superconducting qubits, photonics. Coherence and decoherence mechanisms. Abstract notions: quantum states, measurement operators, Hilbert space—interpretation without mathematics. Entanglement and non-locality as foundational resources. Quantum vs classical information principles; philosophical considerations.

### Unit 3: Building a Quantum Computer – Challenges and Requirements

Conceptual prerequisites for functional quantum hardware. Fragility of quantum states: decoherence, noise, stability issues. Requirements: isolation, error resilience, scalability, control. Why maintaining entanglement is difficult; theoretical necessity of quantum error correction. Comparative overview of



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**

**COURSE STRUCTURE & SYLLABI**



hardware platforms (superconducting circuits, trapped ions, photonics). Current progress vs scientific constraints; conceptual view of quantum software's role.

### Unit 4: Quantum Communication and Computing

(Redundant explanations removed, retaining only unique themes.) Quantum vs classical communication paradigms. Essentials of Quantum Key Distribution (QKD) and its security rationale. Entanglement-enabled communication protocols. Concept of the Quantum Internet and secure global networking. Introduction to quantum computing and quantum parallelism.

Conceptual comparison of classical and quantum gate operations. Challenges: decoherence, noise, and the necessity of error correction frameworks.

### Unit 5: Applications, Industry, and Future Directions

Application domains: Healthcare and drug discovery, Material science and chemistry, Optimization and logistics, Quantum sensing and precision timing. Case studies: IBM, Google, Microsoft, PsiQuantum. Ethical, societal, and policy considerations. Barriers to adoption: cost, skilled workforce, standards. Emerging research and career landscapes; India's strategic opportunity in the global quantum ecosystem.

### Textbooks

1. Nielsen & Chuang, Quantum Computation and Quantum Information, Cambridge University Press, 2010.
2. Rieffel & Polak, Quantum Computing: A Gentle Introduction, MIT Press, 2011.
3. Chris Bernhardt, Quantum Computing for Everyone, MIT Press, 2019.

### Reference Books

David McMahan, Quantum Computing Explained, Wiley, 2008.  
 Kaye, Laflamme, Mosca, An Introduction to Quantum Computing, OUP, 2007.  
 Scott Aaronson, Quantum Computing Since Democritus, CUP, 2013.  
 Susskind & Friedman, Quantum Mechanics: The Theoretical Minimum, Basic Books, 2014.  
 Rosenblum & Kuttner, Quantum Enigma, OUP, 2011.  
 Benenti et al., Principles of Quantum Computation and Information, World Scientific, 2004.  
 DST India and MeitY: Official Quantum Mission Reports, 2020 onwards.  
 Quantum Flagship EU: Roadmaps and Strategy Documents.

### Online Learning Resources

IBM Quantum Experience & Qiskit Textbook Coursera – Quantum Mechanics and Quantum Computation (UC Berkeley) edX – Quantum Internet & Quantum Computers  
 YouTube – Quantum Computing for the Determined (Michael Nielsen)



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

**COURSE STRUCTURE & SYLLABI**



**ESTD.:2001**

25MTDAC201A1	PEDAGOGY STUDIES	L	T	P	C
		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ol style="list-style-type: none"> <li>To enable the students to understand the aims, rationale, policy background, and conceptual frameworks in pedagogy, curriculum, and teacher education research.</li> <li>To develop an understanding of diverse pedagogical practices</li> <li>To make them learn the methodologies for assessing the effectiveness of pedagogical practices and teacher education models.</li> <li>To enable them to learn professional development strategies, including peer support, community engagement, and alignment with curriculum and assessment.</li> </ol>					
<b>Course Outcomes(CO):Students will be able to</b>					
<ol style="list-style-type: none"> <li>Define and explain key concepts, frameworks, and methodologies in pedagogy and teacher education research.</li> <li>Critically analyze pedagogical practices used in diverse classroom settings, with reference to teacher education and curriculum design.</li> <li>Evaluate the effectiveness of pedagogical approaches using quality assessment tools and theory of change models.</li> <li>Apply evidence-based strategies to improve classroom practices, curriculum alignment, and teacher professional development.</li> <li>Identify and address barriers to learning through innovative pedagogical strategies.</li> <li>Design and propose research studies that contribute to filling gaps in pedagogy, curriculum, and teacher education, with focus on dissemination and impact.</li> </ol>					
<b>UNIT - I</b>	<b>Foundations of Pedagogy</b>				
Introduction to pedagogy and its importance in education - Historical and philosophical foundations of pedagogy - Theories of learning and teaching (behaviorist, cognitive, constructivist) - Role of pedagogy in shaping educational practices - Role of technology in modern pedagogy (ICT, e-learning, blended learning)					
<b>UNIT - II</b>	<b>Teaching-Learning Processes</b>				
Understanding the teaching-learning process - Lesson planning and curriculum design - Strategies for effective teaching and learning (expository, collaborative, experiential) - Use of technology to enhance teaching-learning processes (multimedia, simulations, gamification)					
<b>UNIT - III</b>	<b>Technology Integration in Education</b>				
Educational technology and system design - Instructional design models (ADDIE, ASSURE, Dick and Carey Model) - Emerging trends in e-learning (social learning, MOOCs, mobile learning) - ICT tools for teaching and learning (Learning Management Systems, online resources)					
<b>UNIT - IV</b>	<b>Pedagogy and Assessment</b>				
Pedagogy, pedagogical analysis, and assessment - Types of assessment (placement, formative, diagnostic, summative) - Technology-based assessment tools (online quizzes, polls, discussions) - Rubrics for self and peer evaluation- Reflective Practices					
<b>UNIT - V</b>	<b>Contemporary Issues and Trends</b>				
Inclusive education and technology (assistive technology, accessibility) - Change management and innovation in education - Quality assurance and evaluation in education (TQM, Six Sigma) - Future trends in pedagogy and technology (AI, AR, VR in education) - Personalized learning and adaptive teaching					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



### Textbooks

1. Alexander, R. J. *Essays on Pedagogy*. Routledge, 2008.
2. Shulman, L. S. *The Wisdom of Practice: Essays on Teaching, Learning, and Learning to Teach*. Jossey-Bass, 2004

### Reference Books

1. *Teaching for the Future: Effective Teacher Education and Pedagogical Practices*. OECD Publishing., 2021
2. Fullan, M., & Edwards, M. *System Change in Education: Sustainability and Impact*. Routledge, 2022.
3. Coe, R., Rauch, C., Kime, S., & Singleton, D. *Great Teaching Toolkit: Evidence Review*. Evidence Based Education., 2020
4. Zeichner, K. M. *The Struggle for the Soul of Teacher Education*. Routledge, 2024
5. UNESCO. *Global Education Monitoring Report: Pedagogy, Teachers and Learning*. UNESCO Publishing, 2024
6. Hattie, J. *Visible Learning: A Synthesis of Over 800 Meta-Analyses Relating to Achievement*. Routledge., 2009
7. Darling-Hammond, L. *Teacher Education Around the World: What Can We Learn from International Practice?* Routledge, 2007

### Online Resources

- **UNESCO Education Resources** – <https://www.unesco.org/education>
- **OECD Education and Skills** – <https://www.oecd.org/education>
- **ERIC (Education Resources Information Center)** – <https://eric.ed.gov> (peer-reviewed papers, reports).
- **World Bank Education** – <https://www.worldbank.org/en/topic/education> (research reports on teacher development in developing countries).
- **NPTEL/SWAYAM MOOCs** – Teacher education and pedagogy-focused courses.
- **Google Scholar Alerts** – set alerts for "pedagogical practices", "teacher education", "curriculum research" for the latest academic papers.



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



**ESTD.:2001**

25MTDAC201A2	PERSONALITY DEVELOPMENT THROUGH LIFE ENLIGHTENMENT SKILLS	L	T	P	C
		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives: This course will enable students:</b>					
<ul style="list-style-type: none"> <li>• To develop students' self-awareness by identifying their strengths, weaknesses, opportunities, and challenges (SWOC analysis).</li> <li>• To enable students to understand and apply the principles of emotional intelligence and effective interpersonal communication.</li> <li>• To cultivate positive thinking, resilience, mindfulness, and a growth-oriented mindset.</li> <li>• To enhance verbal and non-verbal communication skills, including confidence in public speaking and professional presentations.</li> <li>• To familiarize students with leadership styles, teamwork strategies, and collaborative problem-solving in personal and professional contexts.</li> </ul>					
<b>Course Outcomes(CO):Student will be able to</b>					
<ol style="list-style-type: none"> <li>1. Define and explain key concepts of self-awareness, personality, and personal growth.</li> <li>2. Identify and apply strategies of emotional intelligence to regulate emotions and build effective interpersonal relationships</li> <li>3. Demonstrate positive thinking, gratitude, and resilience to overcome personal and professional challenges</li> <li>4. Analyze barriers to effective communication and apply verbal and non-verbal communication techniques in diverse contexts.</li> <li>5. Prepare, deliver, and evaluate effective presentations and public speeches with confidence</li> <li>6. Develop leadership and teamwork skills to collaborate, negotiate, and solve problems in group settings.</li> </ol>					
<b>UNIT – I</b>	<b>Self-Awareness and Personal Growth</b>				
Understanding personality and its development- Identifying strengths, weaknesses, opportunities, and challenges (SWOC analysis)- Setting personal and professional goals- Practicing Self-Reflection and Journaling (Activities: Personality assessments, self reflection exercises, group discussions, SWOC analysis worksheet, Action Plan, SMART goal activities, Reflective journaling, Self-care Planning)					
<b>UNIT – II</b>	<b>Emotional Intelligence and Interpersonal Skills</b>				
Understanding emotional intelligence and its importance - Developing self-awareness, self-regulation, and motivation - Building effective communication and interpersonal skills - Conflict resolution and negotiation strategies. (Activities: Emotional Intelligence Quiz, Self-Reflection exercises, feedback sessions, mindfulness exercises, Positive self-talk, Active Listening exercises, conflict-resolution Role-play, Case studies & Group activities)					
<b>UNIT – III</b>	<b>Positive Thinking and Attitude</b>				
Understanding the power of positive thinking- Developing a growth mindset and resilience - Practicing gratitude and mindfulness- Overcoming negative thoughts and behaviors (Activities on positive thinking, growth mindset, mindfulness and self-care plan for overcoming negative thoughts)					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**

**COURSE STRUCTURE & SYLLABI**



<b>UNIT – IV</b>	<b>Effective Communication and Presentation Skills</b>
<p>Understanding the importance of effective communication- Developing verbal and non-verbal communication skills- Preparing and delivering effective presentations- Building confidence and public speaking skills (Activities: Group discussions, Case studies, Role-Play, Non-verbal communication exercises, Practice presentations, Peer feedback, Public speaking exercises, Storytelling, Debates)</p>	
<b>UNIT – V</b>	<b>Leadership and Teamwork</b>
<p>Understanding leadership styles and qualities - Developing leadership skills and qualities- Building effective teams and teamwork strategies- Practicing collaboration and problem-solving (Activities: Case studies, Group discussions, Debates, Leadership role-playing, team building activities, Group projects, Collaborative problem-solving exercises, feedback sessions)</p>	
<b>Prescribed Books</b>	
<ol style="list-style-type: none"> <li>1. Daniel Goleman, <i>Emotional Intelligence: Why It Can Matter More Than IQ</i>, Bantam Books, 2017.</li> <li>2. Stephen R. Covey, <i>The 7 Habits of Highly Effective People</i>, Simon &amp; Schuster, 2020.</li> </ol>	
<b>Reference Books</b>	
<ol style="list-style-type: none"> <li>1. Dale Carnegie, <i>How to Win Friends and Influence People</i>, Simon &amp; Schuster, 2020.</li> <li>2. Brian Tracy, <i>Goals!: How to Get Everything You Want Faster Than You Ever Thought Possible</i>, Berrett-Koehler Publishers, 2021.</li> <li>3. Robin Sharma, <i>The 5 AM Club: Own Your Morning, Elevate Your Life</i>, HarperCollins, 2020.</li> <li>4. Carol S. Dweck, <i>Mindset: The New Psychology of Success</i>, Random House, 2016.</li> <li>5. Daniel H. Pink, <i>Drive: The Surprising Truth About What Motivates Us</i>, Riverhead Books, 2018.</li> <li>6. John C. Maxwell, <i>Leadership: 11 Essential Changes Every Leader Must Embrace</i>, HarperCollins, 2019.</li> </ol>	
<b>Online Resources</b>	
<ol style="list-style-type: none"> <li>1. <b>Coursera</b> – <i>Personal Development Specialization</i> (<a href="https://www.coursera.org">https://www.coursera.org</a>)</li> <li>2. <b>edX</b> – <i>Leadership and Emotional Intelligence Courses</i> (<a href="https://www.edx.org">https://www.edx.org</a>)</li> <li>3. <b>FutureLearn</b> – <i>Mindfulness and Resilience Training</i> (<a href="https://www.futurelearn.com">https://www.futurelearn.com</a>)</li> <li>4. <b>MindTools</b> – Practical resources on leadership, communication, and emotional intelligence (<a href="https://www.mindtools.com">https://www.mindtools.com</a>)</li> <li>5. <b>Positive Psychology</b> – Articles and tools on resilience, gratitude, and well-being (<a href="https://positivepsychology.com">https://positivepsychology.com</a>)</li> <li>6. <b>TED Talks</b> – Inspirational talks on leadership, communication, and self-growth (<a href="https://www.ted.com">https://www.ted.com</a>)</li> <li>7. <b>Harvard Business Review (HBR)</b> – Leadership, negotiation, and workplace communication (<a href="https://hbr.org">https://hbr.org</a>)</li> </ol>	



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



25MTDAC201A3	YOGA FOR STRESS MANAGEMENT	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
		<b>2</b>	<b>0</b>	<b>0</b>	<b>0</b>



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



25MTDAC201A3	YOGA FOR STRESS MANAGEMENT	L	T	P	C
		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ol style="list-style-type: none"> <li>1. To make the students understand the foundational concepts of Yoga, including Ashtanga (eight limbs) as prescribed in classical texts.</li> <li>2. To enable them analyze the principles of Yama and Niyama, and their role in ethical, personal, and social development.</li> <li>3. To make them learn do's and don'ts of life through the practice of ahimsa, satya, astheya, brahmacharya, aparigraha, shaucha, santosh, tapa, swadhyaya, and ishwar-pranidhana.</li> <li>4. To make them practice asanas and pranayama techniques for physical fitness, mental balance, and spiritual awareness.</li> <li>5. To make them understand the holistic lifestyle through regular yoga practice, leading to personality development.</li> </ol>					
<b>Course Outcomes(CO):Student will be able to</b>					
<ol style="list-style-type: none"> <li>1. Explain the eight limbs of Yoga (Ashtanga) and their interrelationship in holistic development.</li> <li>2. Demonstrate understanding of Yama and Niyama as ethical guidelines and apply them in personal and professional life.</li> <li>3. Differentiate between do's and don'ts in daily life with reference to Yogic principles like ahimsa, satya, and swadhyaya.</li> <li>4. Perform selected asanas and pranayama techniques with correct posture, breathing, and awareness.</li> <li>5. Evaluate the physical, mental, and emotional benefits of yoga practices in stress reduction, concentration, and self-discipline.</li> <li>6. Integrate yoga philosophy and practices into a personal routine for sustainable health and inner growth.</li> </ol>					
<b>UNIT - I</b>					
Definitions of Eight parts of yoga.(Ashtanga)					
<b>UNIT - II</b>					
Yam and Niyam.					
<b>UNIT - III</b>					
Do's and Don'tsin life.					
i) Ahinsa,satya,astheya,bramhacharya and aparigraha ii)Shaucha,santosh,tapa,swadhyay,ishwarpranidhan					
<b>UNIT - IV</b>					
Asanand Pranayam					
<b>UNIT - V</b>					
i) Various yoga poses and their benefits for mind and body					
ii) Regularization of breathing techniques and its effects-Types of pranayam					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI



### Textbooks

1. Swami Prabhavananda and Christopher Isherwood (translation & commentary), *Patanjali Yoga Sutras*, Sri Ramakrishna Math, 1953.
2. B.K.S. Iyengar, *Light on Yoga*, Thorsons, 2003.

### Reference Books

1. T.K.V. Desikachar, *The Heart of Yoga: Developing a Personal Practice*, Inner Traditions 2<sup>nd</sup> Edition, 1999.
2. Acharya Yatendra, *Yoga & Stress Management*, Fingerprint Publishers, 2019



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi &amp; Affiliated to JNTUA, Ananthapuramu)

Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE &amp; SYLLABI



3. Yamini Muthanna, *The Power of Yoga*, Om Books International, 2015.
4. Nayaswami Devarshi, *Kriya Yoga: Spiritual Awakening for the New Age*, Ananda Sangha Publications, 2023.

### Online Resources

- NPTEL / SWAYAM Online Courses – Yoga and Physical Education modules.
- AYUSH Ministry Website: <https://yoga.ayush.gov.in> – official yoga resources, protocols, and research.
- Yoga Journal: <https://www.yogajournal.com> – practical guides, research updates, asana tutorials.
- Art of Living Foundation: <https://www.artofliving.org> – pranayama, meditation, and wellness practices.
- YouTube Channels (scholarly & practice-based):
  - *Sivananda Yoga Vedanta Centre*
  - *Yoga with Adriene* (for practical asana guidance)



# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	BICMOS TECHNOLOGY AND APPLICATIONS	L	T	P	C
25MTD57301a	Program Elective – V	3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To demonstrate in-depth knowledge in BiCMOS Technology.</li> <li>• To analyze complex engineering problems critically for conducting research in BiCMOS Technology.</li> <li>• To solve engineering problems with wide range of solutions in Radio Frequency Integrated circuits.</li> <li>• To realize different digital circuits using BiCMOS Technology</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Demonstrate in-depth knowledge in BiCMOS Technology.</li> <li>• Analyze complex engineering problems critically for conducting research in BiCMOS Technology.</li> <li>• Solve engineering problems with wide range of solutions in Radio Frequency Integrated circuits.</li> <li>• Realize different digital circuits using BiCMOS Technology</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>BiCMOS Process Technology:</b> CMOS Process Technology, Bipolar Process Technology, Isolation in CMOS and Bipolar Technologies, BiCMOS Technology, BiCMOS Design Rules.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Device Design Considerations:</b> Design Considerations for MOSFET's, Design Considerations for Bipolar Transistors, BiCMOS Device Design Considerations.					
<b>BiCMOS Device Scaling:</b> MOS Device Scaling, Bipolar Device Scaling.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Device Modeling:</b> Modeling of the MOS Transistor: MOSFET Structure and Operation, SPICE Models of the MOS Transistor, Analytical Model for Short-Channel MOS Devices. Modeling of the Bipolar Transistor: BJT Structure and Operation, Ebers-Moll Model, Bipolar Models in SPICE.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>BiCMOS Digital Integrated Circuits:</b> BiMOS Totem-Pole Inverter: DC Characteristics, Transient Analysis, Delay Dependence on the Device Parameters, BiCMOS Circuit Design, Comparing CMOS and BiCMOS Inverters Speed, BiCMOS Gates.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>BiCMOS Digital Circuit Applications:</b> Adders, Multiplier, Random Access Memory, Programmable Logic Arrays, BiCMOS Logic Cells, BiCMOS Gate Arrays.					
<b>Textbooks:</b>					
1. Sherif H.K. Embabi, Abdellati f Bellaouar & Mohamed I. Elmasry —Digital BiCMOS Integrated Circuit Design  Springer Science+Business Media, LLC.					
2. A L ALVAREZ, BICMOS Technology & Applications, Kluwer Academic Publishers.					
<b>Reference Books:</b>					
1. Kiat-Seng yeo, Samir S. Rofail, Wang-Ling Goh, CMOS/BiCMOS ULSI, Pearson Education.					
2. James C. Daly, Denis P. Galipeau, Analog BiCMOS Design: Practices & Pitfalls, CRC Press					
3. KlaasJan de Langen, Johan Huijsing, Compact Low-Voltage and High-Speed CMOS, BiCMOS and Bipolar Operational Amplifiers, Springer Science					



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

M.TECH. IN VLSI SYSTEM DESIGN

COURSE STRUCTURE & SYLLABI



Course Code	OPTIMIZATION TECHNIQUES AND APPLICATIONS IN VLSI DESIGN Program Elective – V	L	T	P	C
25MTD57301b		3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand basics of statistical modeling</li> <li>• To analyze performance of CMOS circuits with respect to power, area and speed</li> <li>• To acquire complete knowledge regarding the various algorithms used for optimization of power and area</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand basics of statistical modeling</li> <li>• Analyze performance of CMOS circuits with respect to power, area and speed</li> <li>• Acquire complete knowledge regarding the various algorithms used for optimization of power and area</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Statistical Modeling:</b> Modeling sources of variations, Monte Carlo techniques, Process variation modeling-Pelgrom's model, Principle component based modeling, Quad tree based modeling, Performance modeling- Response surface methodology, delay modeling, interconnect delay models.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Statistical Performance, Power and Yield Analysis:</b> Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, High level statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and power supply variations, High level yield estimation and gate level yield estimation.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Convex Optimization:</b> Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, Generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floorplanning, wiresizing, Approximation and fitting-Monomial fitting, Max monomial fitting, Polynomial fitting.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Genetic Algorithm:</b> Introduction, GA Technology-Steady State Algorithm-Fitness Scaling-Inversion GA for VLSI Design, Layout and Test automation- partitioning-automatic placement, routing technology, mapping for FPGA-Automatic test generation-Partitioning algorithm Taxonomy-Multi-way Partitioning Hybrid genetic-encoding-local improvement-WDFR Comparison of CAS-Standard cell placement GASP algorithm-unified algorithm.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>GA Routing Procedures and Power Estimation:</b> Global routing-FPGA technology mapping-circuit generation-test generation in a GA frame work-test generation procedures, Power estimation-application of GA Standard cell placement – GA for ATG-problem encoding-fitness function-GA Vs Conventional algorithm.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Statistical Analysis and Optimization for VLSI: Timing and Power –Ashish Srivastava, Dennis Sylvester, David Blaauw, Springer, 2005.</li> <li>2. Genetic Algorithm for VLSI Design, Layout and Test Automation -Pinaki Mazumder, E.Mrudnick, Prentice Hall,1998.</li> </ol>					
<b>Reference Books:</b>					
1. Convex Optimization- Stephen Boyd, Lieven Vandenberghe, Cambridge University Press,2004					



# Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



ESTD.:2001

Course Code	SoC ARCHITECTURE	L	T	P	C
25MTD38103b	Program Elective – V	3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the basics related to SoC architecture and different approaches related to SoC Design.</li> <li>• To select an appropriate robust processor for SoC Design</li> <li>• To select an appropriate memory for SoC Design.</li> <li>• To realize real time case studies</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the basics related to SoC architecture and different approaches related to SoC Design.</li> <li>• Select an appropriated robust processor for SoC Design</li> <li>• Select an appropriate memory for SoC Design.</li> <li>• Realize real time case studies</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to the System Approach:</b> System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory & Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Processors:</b> Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Microarchitecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instruction extensions, VLIW Processors, Superscalar Processors					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Memory Design for SOC:</b> Overview: SOC external memory, SOC Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Other Types of Cache, Split – I, and D – Caches, Multilevel Caches, SOC Memory System, Models of Simple Processor – memory interaction.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Interconnect, Customization and Configurability:</b> Interconnect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. <b>SOC Customization:</b> An overview, Customizing Instruction Processor, Reconfigurable Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Application Studies/ Case Studies:</b> SOC Design approach; AES-algorithms, Design and evaluation; Image compression–JPEG compression.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Computer System Design System-on-Chip - Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.</li> <li>2. ARM System on Chip Architecture – Steve Furber, 2ndEdition, 2000, Addison Wesley Professional.</li> </ol>					
<b>Reference Books:</b>					



ESTD.:2001

## **Sri Sai Institute of Technology and Science (UGC-Autonomous)**

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN**

**COURSE STRUCTURE & SYLLABI**



1. Design of System on a Chip: Devices and Components – Ricardo Reis, 1st Ed., 2004, Springer
2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) – Jason Andrews – Newnes, BK and CDROM.
3. System on Chip Verification – Methodologies and Techniques – Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers



ESTD.:2001

**Sri Sai Institute of Technology and Science  
(UGC-Autonomous)**

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



# OPEN ELECTIVE-I



ESTD.:2001

## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



Course Code	IOT AND ITS APPLICATIONS	L	T	P	C
		3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To apply the Knowledge in IOT Technologies and Data management.</li> <li>• To determine the values chains Perspective of M2M to IOT.</li> <li>• To implement the state of the Architecture of an IOT.</li> <li>• To compare IOT Applications in Industrial &amp; real world.</li> <li>• To demonstrate knowledge and understand the security and ethical issues of an IOT.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Apply the Knowledge in IOT Technologies and Data management.</li> <li>• Determine the values chains Perspective of M2M to IOT.</li> <li>• Implement the state of the Architecture of an IOT.</li> <li>• Compare IOT Applications in Industrial &amp; real world.</li> <li>• Demonstrate knowledge and understand the security and ethical issues of an IOT.</li> </ul>					
UNIT - I		Lecture Hrs:			
<b>Fundamentals of IoT:</b> Evolution of Internet of Things, Enabling Technologies, IoT Architectures, oneM2M, IoT World Forum (IoTWF) and Alternative IoT models, Simplified IoT Architecture and Core IoT Functional Stack, Fog, Edge and Cloud in IoT, Functional blocks of an IoT ecosystem, Sensors, Actuators, Smart Objects and Connecting Smart Objects. IoT Platform overview: Overview of IoT supported Hardware platforms such as: Raspberry pi, ARM Cortex Processors, Arduino and Intel Galileo boards.					
UNIT - II		Lecture Hrs:			
<b>IoT Protocols:</b> IT Access Technologies: Physical and MAC layers, topology and Security of IEEE 802.15.4, 802.15.4g, 802.15.4e, 1901.2a, 802.11ah and Lora WAN, Network Layer: IP versions, Constrained Nodes and Constrained Networks, Optimizing IP for IoT: From 6LoWPAN to 6Lo, Routing over Low Power and Lossy Networks, Application Transport Methods: Supervisory Control and Data Acquisition, Application Layer Protocols: CoAP and MQTT.					
UNIT - III		Lecture Hrs:			
<b>Design and Development:</b> Design Methodology, Embedded computing logic, Microcontroller, System on Chips, IoT system building blocks, Arduino, Board details, IDE programming, Raspberry Pi, Interfaces and Raspberry Pi with Python Programming.					
UNIT - IV		Lecture Hrs:			
<b>Data Analytics and Supporting Services:</b> Structured Vs Unstructured Data and Data in Motion Vs Data in Rest, Role of Machine Learning – No SQL Databases, Hadoop Ecosystem, Apache Kafka, Apache Spark, Edge Streaming Analytics and Network Analytics, Xively Cloud for IoT, Python Web Application Framework, Django, AWS for IoT, System Management with NETCONF-YANG.					
UNIT - V		Lecture Hrs:			
<b>Case Studies/Industrial Applications:</b> IoT applications in home, infrastructures, buildings, security, Industries, Home appliances, other IoT electronic equipments. Use of Big Data and Visualization in IoT, Industry 4.0 concepts. Sensors and sensor Node and interfacing using any Embedded target boards (Raspberry Pi / Intel Galileo/ARM Cortex/ Arduino).					
<b>Textbooks:</b>					
1. IoT Fundamentals: Networking Technologies, Protocols and Use Cases for Internet of Things,					



## Sri Sai Institute of Technology and Science (UGC-Autonomous)

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Ananthapuramu)

**Rayachoty – 516 270, Annamayya (Dist.) - (A.P.)**

(Accredited by NAAC with B+ Grade)

**M.TECH. IN VLSI SYSTEM DESIGN  
COURSE STRUCTURE & SYLLABI**



**ESTD.:2001**

David Hanes, Gonzalo Salgueiro, Patrick Grossetete, Rob Barton and Jerome Henry, Cisco Press, 2017.

2. Internet of Things – A hands-on approach, Arshdeep Bahga, Vijay Madiseti, Universities Press, 2015

**Reference Books:**

1. The Internet of Things – Key applications and Protocols, Olivier Hersent, David Boswarthick, Omar Elloumi and Wiley, 2012 (for Unit 2).
2. —From Machine-to-Machine to the Internet of Things – Introduction to a New Age of Intelligencel, Jan Holler, Vlasios Tsiatsis, Catherine Mulligan, Stamatis, Karnouskos, Stefan Avesand. David Boyle and Elsevier, 2014.
3. Architecting the Internet of Things, Dieter Uckelmann, Mark Harrison, Michahelles and Florian (Eds), Springer, 2011.